{"id":"https://openalex.org/W2111989077","doi":"https://doi.org/10.1109/t-c.1969.222594","title":"Design of Asynchronous Circuits Assuming Unbounded Gate Delays","display_name":"Design of Asynchronous Circuits Assuming Unbounded Gate Delays","publication_year":1969,"publication_date":"1969-12-01","ids":{"openalex":"https://openalex.org/W2111989077","doi":"https://doi.org/10.1109/t-c.1969.222594","mag":"2111989077"},"language":"en","primary_location":{"id":"doi:10.1109/t-c.1969.222594","doi":"https://doi.org/10.1109/t-c.1969.222594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/t-c.1969.222594","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030984030","display_name":"D. B. Armstrong","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D.B. Armstrong","raw_affiliation_strings":["Bell Telephone Laboratories, Inc., Whippany, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bell Telephone Laboratories, Inc., Whippany, NJ, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090480119","display_name":"Arthur D. Friedman","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.D. Friedman","raw_affiliation_strings":["Bell Telephone Laboratories, Inc., Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bell Telephone Laboratories, Inc., Murray Hill, NJ, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109191186","display_name":"P.R. Menon","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P.R. Menon","raw_affiliation_strings":["Bell Telephone Laboratories, Inc., Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bell Telephone Laboratories, Inc., Murray Hill, NJ, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":3.1012,"has_fulltext":false,"cited_by_count":76,"citation_normalized_percentile":{"value":0.91186288,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":97},"biblio":{"volume":"C-18","issue":"12","first_page":"1110","last_page":"1120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7089999914169312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7089999914169312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.07509999722242355,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.06930000334978104,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-circuits","display_name":"asynchronous circuits","score":0.9700000286102295},{"id":"https://openalex.org/keywords/network-synthesis","display_name":"network synthesis","score":0.7350000143051147},{"id":"https://openalex.org/keywords/combinational-circuits","display_name":"combinational circuits","score":0.906000018119812},{"id":"https://openalex.org/keywords/sequential-circuits","display_name":"sequential circuits","score":0.9940000176429749},{"id":"https://openalex.org/keywords/completion-detection","display_name":"completion detection","score":0.828000009059906},{"id":"https://openalex.org/keywords/self-checking","display_name":"self-checking","score":0.7289999723434448},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"fault tolerance","score":0.6539999842643738}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7586569786071777},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7577507495880127},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6564590930938721},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6356057524681091},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.585898220539093},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5565709471702576},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4244387745857239},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39930370450019836},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.15776804089546204},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09752249717712402},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.07646358013153076},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06474533677101135},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/t-c.1969.222594","doi":"https://doi.org/10.1109/t-c.1969.222594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/t-c.1969.222594","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309292","display_name":"Princeton University","ror":"https://ror.org/00hx57361"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W638243357","https://openalex.org/W1592251652","https://openalex.org/W1983448992","https://openalex.org/W1994844141","https://openalex.org/W1996638359","https://openalex.org/W2056485443","https://openalex.org/W2066128851","https://openalex.org/W2089904802","https://openalex.org/W2110927111","https://openalex.org/W2538619351","https://openalex.org/W2970264471","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W566955512","https://openalex.org/W1512486245","https://openalex.org/W2050530049","https://openalex.org/W2163557214","https://openalex.org/W7100555033","https://openalex.org/W2220201966","https://openalex.org/W1534774275","https://openalex.org/W2128000312","https://openalex.org/W2146302365","https://openalex.org/W1722620788"],"abstract_inverted_index":{"This":[0],"paper":[1],"considers":[2],"the":[3,7,17,69,77],"general":[4],"problem":[5],"of":[6,9,46,64,71,85,94],"synthesis":[8,52],"asynchronous":[10],"combinational":[11,58],"and":[12,25,44,59],"sequential":[13,60],"circuits":[14,78],"based":[15],"on":[16],"assumption":[18,70],"that":[19,26],"gate":[20,40,73],"delays":[21,28,41,74],"may":[22],"be":[23],"unbounded":[24,39,72],"line":[27],"are":[29,42,49,54],"suitably":[30],"constrained.":[31],"Certain":[32],"problems":[33],"inherent":[34],"to":[35,79],"circuit":[36],"realizations":[37],"with":[38],"discussed":[43],"methods":[45],"solving":[47],"them":[48],"proposed.":[50],"Specific":[51],"techniques":[53],"presented":[55],"for":[56,82],"both":[57],"circuits.":[61],"The":[62],"use":[63],"completion":[65],"detection":[66],"necessitated":[67],"by":[68],"also":[75],"causes":[76],"stop":[80],"operating":[81],"approximately":[83],"half":[84],"all":[86],"possible":[87],"single":[88],"faults,":[89],"thus":[90],"achieving":[91],"a":[92],"degree":[93],"self-checking.":[95]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-11-06T12:05:46.655746","created_date":"2016-06-24T00:00:00"}