{"id":"https://openalex.org/W2111574055","doi":"https://doi.org/10.1109/icip.1994.413734","title":"Full custom VLSI implementation of high-speed 2-D DCT/IDCT chip","display_name":"Full custom VLSI implementation of high-speed 2-D DCT/IDCT chip","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W2111574055","doi":"https://doi.org/10.1109/icip.1994.413734","mag":"2111574055"},"language":"en","primary_location":{"id":"doi:10.1109/icip.1994.413734","doi":"https://doi.org/10.1109/icip.1994.413734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icip.1994.413734","pdf_url":null,"source":{"id":"https://openalex.org/S4210223844","display_name":"Proceedings - International Conference on Image Processing","issn_l":"1522-4880","issn":["1522-4880","2381-8549"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 1st International Conference on Image Processing","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090358032","display_name":"Vishnu Srinivasan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vishnu Srinivasan","raw_affiliation_strings":["Electrical Engineering Department Institute for System Research, Crystal Semiconductor Corporation, College Park, TX, USA","Electrical Engineering Department Institute for System Research, University of Maryland College Park, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department Institute for System Research, Crystal Semiconductor Corporation, College Park, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Electrical Engineering Department Institute for System Research, University of Maryland College Park, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032395820","display_name":"K. J. Ray Liu","orcid":"https://orcid.org/0000-0001-5469-5811","observed_orcids":["https://orcid.org/0000-0001-5469-5811","https://orcid.org/0009-0000-8558-4807"]},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.J. Ray Liu","raw_affiliation_strings":["Electrical Engineering Department Institute for System Research, University of Maryland College Park, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department Institute for System Research, University of Maryland College Park, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.3354232,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"606","last_page":"610 vol.3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9717000126838684,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9717000126838684,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.007600000128149986,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.006000000052154064,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/2d-discrete-cosine-transform","display_name":"two-dimensional discrete cosine transform","score":0.8009999990463257},{"id":"https://openalex.org/keywords/inverse-dct","display_name":"inverse DCT","score":0.7620000243186951},{"id":"https://openalex.org/keywords/vlsi-architecture","display_name":"VLSI architecture","score":0.7099999785423279},{"id":"https://openalex.org/keywords/cmos-implementation","display_name":"CMOS implementation","score":0.6629999876022339}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8529642820358276},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7569159865379333},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.6956032514572144},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6033415198326111},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5877875685691833},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5573710203170776},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.5222631096839905},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4951092302799225},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.48951470851898193},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4635675549507141},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45456746220588684},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.42888736724853516},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38860103487968445},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.224854975938797},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1053132712841034},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09909233450889587},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.09466803073883057},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07459932565689087},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icip.1994.413734","doi":"https://doi.org/10.1109/icip.1994.413734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icip.1994.413734","pdf_url":null,"source":{"id":"https://openalex.org/S4210223844","display_name":"Proceedings - International Conference on Image Processing","issn_l":"1522-4880","issn":["1522-4880","2381-8549"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 1st International Conference on Image Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1987973385","https://openalex.org/W2006097283","https://openalex.org/W2019558918","https://openalex.org/W2112019074","https://openalex.org/W2143838764"],"related_works":["https://openalex.org/W2120301046","https://openalex.org/W7097755103","https://openalex.org/W2167942214","https://openalex.org/W2111055683","https://openalex.org/W143621244","https://openalex.org/W7051543353","https://openalex.org/W161318542","https://openalex.org/W2118865593","https://openalex.org/W2143790268","https://openalex.org/W2266810998"],"abstract_inverted_index":{"Presents":[0],"a":[1,71,77],"full-custom":[2],"VLSI":[3,34],"design":[4,60],"of":[5,15,36,39,48,61],"high-speed":[6,46],"2-D":[7],"DCT/IDCT":[8,40,64],"processor":[9],"based":[10,75],"on":[11,76],"the":[12,33,45,62],"new":[13],"class":[14,38],"time-recursive":[16],"algorithms":[17,41],"and":[18,57],"architectures":[19],"which":[20],"has":[21],"never":[22],"been":[23],"implemented":[24],"to":[25,51],"demonstrate":[26],"its":[27,52],"performance.":[28],"The":[29,59],"authors":[30],"show":[31],"that":[32],"implementation":[35],"this":[37],"can":[42,65],"easily":[43],"meet":[44],"requirements":[47],"HDTV":[49],"due":[50],"modularity,":[53],"regularity,":[54],"local":[55],"connectivity,":[56],"scalability.":[58],"8\u00d78":[63],"operate":[66],"at":[67],"50":[68],"MHz":[69],"with":[70],"400":[72],"Mbps":[73],"throughput":[74],"very":[78],"conservative":[79],"estimate":[80],"under":[81],"1.2\u03bc":[82],"CMOS":[83],"technology.":[84]},"counts_by_year":[],"updated_date":"2026-10-06T10:28:23.643775","created_date":"2016-06-24T00:00:00"}