{"id":"https://openalex.org/W2109908682","doi":"https://doi.org/10.1109/tcad.2002.1013892","title":"Automatic 2-D and 3-D simulation of parasitic structures in smart-power integrated circuits","display_name":"Automatic 2-D and 3-D simulation of parasitic structures in smart-power integrated circuits","publication_year":2002,"publication_date":"2002-07-01","ids":{"openalex":"https://openalex.org/W2109908682","doi":"https://doi.org/10.1109/tcad.2002.1013892","mag":"2109908682"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2002.1013892","doi":"https://doi.org/10.1109/tcad.2002.1013892","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2002.1013892","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063880764","display_name":"Elena Gnani","orcid":"https://orcid.org/0000-0001-6949-5919","observed_orcids":["https://orcid.org/0000-0001-6949-5919"]},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Gnani","raw_affiliation_strings":["ARCES-DEIS, University of Bologna, Bologna, Italy","ARCES/DEIS, Bologna Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES-DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"ARCES/DEIS, Bologna Univ., Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037320266","display_name":"V. Giudicissi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Giudicissi","raw_affiliation_strings":["ARCES-DEIS, University of Bologna, Bologna, Italy","ARCES/DEIS, Bologna Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES-DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"ARCES/DEIS, Bologna Univ., Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081004972","display_name":"R. Vissarion","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Vissarion","raw_affiliation_strings":["ARCES-DEIS, University of Bologna, Bologna, Italy","ARCES/DEIS, Bologna Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES-DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"ARCES/DEIS, Bologna Univ., Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087199504","display_name":"Claudio Contiero","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Contiero","raw_affiliation_strings":["STMicroelectronics, Cornaredo, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Cornaredo, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045347874","display_name":"MASSIMO RUDAN","orcid":"https://orcid.org/0000-0001-5485-7067","observed_orcids":["https://orcid.org/0000-0001-5485-7067"]},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Rudan","raw_affiliation_strings":["ARCES-DEIS, University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES-DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.3439,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.6830498,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":"21","issue":"7","first_page":"791","last_page":"798"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.5023999810218811,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.5023999810218811,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.3149000108242035,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.026000000536441803,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/smart-power-integrated-circuits","display_name":"smart power integrated circuits","score":0.847000002861023},{"id":"https://openalex.org/keywords/junction-isolation","display_name":"junction isolation","score":0.7760000228881836},{"id":"https://openalex.org/keywords/power-devices","display_name":"power devices","score":0.6840000152587891}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6387483477592468},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5696592926979065},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.562361478805542},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5551415681838989},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5201102495193481},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.5171391367912292},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4722263813018799},{"id":"https://openalex.org/C37789001","wikidata":"https://www.wikidata.org/wiki/Q782543","display_name":"Graphical user interface","level":2,"score":0.47124630212783813},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44894078373908997},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39056891202926636},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35764288902282715},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3240101933479309},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20768529176712036},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08318144083023071},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07700225710868835},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06677302718162537},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2002.1013892","doi":"https://doi.org/10.1109/tcad.2002.1013892","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2002.1013892","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.428600013256073,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1503770565","https://openalex.org/W1518822376","https://openalex.org/W1601390184","https://openalex.org/W1605586075","https://openalex.org/W2002421102","https://openalex.org/W2009124417","https://openalex.org/W2110146608","https://openalex.org/W2118757302","https://openalex.org/W2163090254","https://openalex.org/W2540337148","https://openalex.org/W3197160344","https://openalex.org/W4240424624","https://openalex.org/W6676576893"],"related_works":["https://openalex.org/W2002056085","https://openalex.org/W2208772710","https://openalex.org/W2137915317","https://openalex.org/W2344824436","https://openalex.org/W2105443200","https://openalex.org/W1559413944","https://openalex.org/W1551312931","https://openalex.org/W2123070199","https://openalex.org/W1966880185","https://openalex.org/W2185368268"],"abstract_inverted_index":{"A":[0],"new":[1],"method":[2],"to":[3,75],"efficiently":[4],"describe":[5],"parasitic":[6,29],"bipolar":[7],"structures":[8],"in":[9],"junction-isolated":[10],"smart-power":[11],"ICs":[12],"is":[13],"reported.":[14],"Both":[15],"two-":[16],"and":[17],"three-dimensional":[18],"situations":[19],"are":[20,71],"tackled.":[21],"An":[22],"automatic":[23],"simulation":[24],"code":[25],"for":[26],"calculating":[27],"the":[28,33,41,44,59,64],"currents":[30],"injected":[31],"into":[32],"substrate":[34],"by":[35],"power":[36],"devices,":[37],"which":[38],"may":[39],"endanger":[40],"functioning":[42],"of":[43,61,69],"signal-processing":[45],"circuits,":[46],"has":[47,55],"been":[48,56],"developed.":[49],"Also,":[50],"a":[51],"Java":[52],"graphical":[53],"interface":[54],"implemented":[57],"with":[58,73],"aim":[60],"automatically":[62],"managing":[63],"mixed":[65],"circuit-device":[66],"simulation.":[67],"Examples":[68],"applications":[70],"given":[72],"reference":[74],"BCD5":[76],"technology.":[77]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}