{"id":"https://openalex.org/W2108435403","doi":"https://doi.org/10.1109/jssc.2010.2040306","title":"A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 $\\mu{\\hbox {m}}$ CMOS Technology","display_name":"A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 $\\mu{\\hbox {m}}$ CMOS Technology","publication_year":2010,"publication_date":"2010-03-24","ids":{"openalex":"https://openalex.org/W2108435403","doi":"https://doi.org/10.1109/jssc.2010.2040306","mag":"2108435403"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2040306","doi":"https://doi.org/10.1109/jssc.2010.2040306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2040306","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089977649","display_name":"Jianjun Yu","orcid":"https://orcid.org/0000-0002-2101-7018","observed_orcids":["https://orcid.org/0000-0002-2101-7018"]},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jianjun Yu","raw_affiliation_strings":["Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","Electr. & Comput. Eng., Auburn Univ., Auburn, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Electr. & Comput. Eng., Auburn Univ., Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035165376","display_name":"Fa Foster Dai","orcid":"https://orcid.org/0000-0003-1691-6649","observed_orcids":["https://orcid.org/0000-0003-1691-6649"]},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fa Foster Dai","raw_affiliation_strings":["Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","Electr. & Comput. Eng., Auburn Univ., Auburn, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Electr. & Comput. Eng., Auburn Univ., Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053942504","display_name":"Richard C. Jaeger","orcid":"https://orcid.org/0000-0003-1555-8894","observed_orcids":["https://orcid.org/0000-0003-1555-8894"]},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard C. Jaeger","raw_affiliation_strings":["Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","Electr. & Comput. Eng., Auburn Univ., Auburn, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Electr. & Comput. Eng., Auburn Univ., Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I82497590"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":13.4784,"has_fulltext":false,"cited_by_count":214,"citation_normalized_percentile":{"value":0.99152262,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"45","issue":"4","first_page":"830","last_page":"842"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"time-to-digital converter","score":0.9319999814033508},{"id":"https://openalex.org/keywords/digital-phase-locked-loop","display_name":"digital phase-locked loop","score":0.8709999918937683},{"id":"https://openalex.org/keywords/phase-error-measurement","display_name":"phase error measurement","score":0.7369999885559082},{"id":"https://openalex.org/keywords/temporal-resolution","display_name":"temporal resolution","score":0.6570000052452087},{"id":"https://openalex.org/keywords/low-power-consumption","display_name":"low power consumption","score":0.5730000138282776},{"id":"https://openalex.org/keywords/130-nm-cmos","display_name":"130 nm CMOS","score":0.8080000281333923},{"id":"https://openalex.org/keywords/12-bit-resolution","display_name":"12-bit resolution","score":0.5989999771118164},{"id":"https://openalex.org/keywords/die-size-reduction","display_name":"die size reduction","score":0.41999998688697815}],"concepts":[{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.9738073348999023},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.8710510730743408},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.8078998327255249},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7250651717185974},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6055077314376831},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.5192759037017822},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49129122495651245},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.464387983083725},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4206651449203491},{"id":"https://openalex.org/C2780378348","wikidata":"https://www.wikidata.org/wiki/Q25351438","display_name":"Ring (chemistry)","level":2,"score":0.4137968122959137},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.400222510099411},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36065155267715454},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.34520938992500305},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2670455574989319},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25028741359710693},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.14038318395614624},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10368964076042175},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.09561818838119507},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2010.2040306","doi":"https://doi.org/10.1109/jssc.2010.2040306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2040306","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"mag:2182982459","doi":null,"is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5437491","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309904","display_name":"Auburn University","ror":"https://ror.org/02v80fc35"},{"id":"https://openalex.org/F4320337629","display_name":"Space and Missile Defense Command","ror":"https://ror.org/03agkn750"},{"id":"https://openalex.org/F4320338295","display_name":"Army Research Laboratory","ror":"https://ror.org/011hc8f90"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1578889014","https://openalex.org/W2016253482","https://openalex.org/W2062952706","https://openalex.org/W2097964046","https://openalex.org/W2111146745","https://openalex.org/W2117325338","https://openalex.org/W2117966934","https://openalex.org/W2130227819","https://openalex.org/W2136657726","https://openalex.org/W2152144298","https://openalex.org/W2152338756","https://openalex.org/W2153419022","https://openalex.org/W2159971659","https://openalex.org/W2160412553","https://openalex.org/W2166268103","https://openalex.org/W2177833654"],"related_works":["https://openalex.org/W2182982459","https://openalex.org/W2136657726","https://openalex.org/W2016205507","https://openalex.org/W2769943552","https://openalex.org/W2132016257","https://openalex.org/W4389544550","https://openalex.org/W2095927426","https://openalex.org/W2937535223","https://openalex.org/W3005757405","https://openalex.org/W2109935697"],"abstract_inverted_index":{"A":[0,64],"12-bit":[1],"Vernier":[2,20,25],"ring":[3,21,32],"time-to-digital":[4],"converter":[5],"(TDC)":[6],"with":[7,90,116],"time":[8,43,54],"resolution":[9],"of":[10,40,87,93,128],"8":[11],"ps":[12],"for":[13,37,77,107],"digital-phase-locked-loops":[14],"(DPLL)":[15],"is":[16,67,112],"presented.":[17],"This":[18],"novel":[19],"TDC":[22,47,81,110],"places":[23],"the":[24,38,41,108],"delay":[26],"cells":[27],"and":[28,34,59,73],"arbiters":[29],"in":[30],"a":[31,83,98,117,125],"format":[33],"reuses":[35],"them":[36],"measurement":[39],"input":[42],"interval.":[44],"The":[45,80,103],"proposed":[46],"thus":[48],"achieves":[49,82],"large":[50,84],"detectable":[51,85],"range,":[52],"fine":[53],"resolution,":[55],"small":[56],"die":[57],"size":[58],"low":[60],"power":[61,105,120],"consumption":[62,106],"simultaneously.":[63],"pre-logic":[65],"unit":[66],"developed":[68],"to":[69],"measure":[70],"both":[71],"positive":[72],"negative":[74],"phase":[75],"errors":[76],"DPLL":[78],"applications.":[79],"range":[86],"12":[88],"bits":[89],"core":[91],"area":[92],"0.75":[94],"\u00d7":[95],"0.35":[96],"mm2in":[97],"0.13":[99],"\u03bcm":[100],"CMOS":[101],"technology.":[102],"total":[104],"entire":[109],"chip":[111],"only":[113],"7.5":[114],"mW":[115],"1.5":[118],"V":[119],"supply,":[121],"while":[122],"operating":[123],"at":[124],"clock":[126],"frequency":[127],"15":[129],"MSPS.":[130]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":18},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":11},{"year":2018,"cited_by_count":19},{"year":2017,"cited_by_count":15},{"year":2016,"cited_by_count":19},{"year":2015,"cited_by_count":20},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":15},{"year":2012,"cited_by_count":16}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}