{"id":"https://openalex.org/W2107973003","doi":null,"title":"Performance optimisation in software for data acquisition systems","display_name":"Performance optimisation in software for data acquisition systems","publication_year":2011,"publication_date":"2011-06-16","ids":{"openalex":"https://openalex.org/W2107973003","mag":"2107973003"},"language":"en","primary_location":{"id":"mag:2107973003","doi":null,"is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/document/6016058/","pdf_url":null,"source":{"id":"https://openalex.org/S4306419073","display_name":"International Conference Mixed Design of Integrated Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Conference Mixed Design of Integrated Circuits and Systems","raw_type":null},"volume":null,"type":"conference-paper","indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080762162","display_name":"A. Piotrowski","orcid":"https://orcid.org/0000-0003-0923-7314","observed_orcids":["https://orcid.org/0000-0003-0923-7314"]},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"A. Piotrowski","raw_affiliation_strings":["Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland","institution_ids":["https://openalex.org/I188884621"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083831319","display_name":"Mariusz Orlikowski","orcid":"https://orcid.org/0000-0003-4241-2815","observed_orcids":["https://orcid.org/0000-0003-4241-2815"]},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Mariusz Orlikowski","raw_affiliation_strings":["Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland"],"raw_orcid":"https://orcid.org/0000-0003-4241-2815","affiliations":[{"raw_affiliation_string":"Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland","institution_ids":["https://openalex.org/I188884621"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016260701","display_name":"Tomasz Kozak","orcid":"https://orcid.org/0000-0002-3768-7825","observed_orcids":["https://orcid.org/0000-0002-3768-7825"]},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Tomasz Kozak","raw_affiliation_strings":["Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland"],"raw_orcid":"https://orcid.org/0000-0002-3768-7825","affiliations":[{"raw_affiliation_string":"Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland","institution_ids":["https://openalex.org/I188884621"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053563988","display_name":"Pawel Pr\u0119dki","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Pawel Pr\u0119dki","raw_affiliation_strings":["Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland","institution_ids":["https://openalex.org/I188884621"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020471876","display_name":"Grzegorz Jab\u0142o\u0144ski","orcid":"https://orcid.org/0000-0003-0376-3583","observed_orcids":["https://orcid.org/0000-0003-0376-3583"]},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Grzegorz Jab\u0142o\u0144ski","raw_affiliation_strings":["Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland"],"raw_orcid":"https://orcid.org/0000-0003-0376-3583","affiliations":[{"raw_affiliation_string":"Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland","institution_ids":["https://openalex.org/I188884621"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012321334","display_name":"Dariusz Makowski","orcid":"https://orcid.org/0000-0002-6392-090X","observed_orcids":["https://orcid.org/0000-0002-6392-090X"]},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Dariusz Makowski","raw_affiliation_strings":["Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland","institution_ids":["https://openalex.org/I188884621"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085564117","display_name":"Andrzej Napieralski","orcid":"https://orcid.org/0000-0002-3844-3435","observed_orcids":["https://orcid.org/0000-0002-3844-3435"]},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Andrzej Napieralski","raw_affiliation_strings":["Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland"],"raw_orcid":"https://orcid.org/0000-0002-3844-3435","affiliations":[{"raw_affiliation_string":"Department of Microelectronic and Computer Science, Technical University of \u0141\u00f3d\u017a, ul. W\u00f3lcza\u0144ska 221/223, 90-924, Poland","institution_ids":["https://openalex.org/I188884621"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I188884621"],"apc_list":null,"apc_paid":null,"fwci":0.6184,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.63769818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"189","last_page":"194"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.7387999892234802,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.7387999892234802,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.25589999556541443,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0007999999797903001,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/data-acquisition-system","display_name":"data acquisition system","score":0.8399999737739563},{"id":"https://openalex.org/keywords/particle-physics","display_name":"particle physics","score":0.9120000004768372},{"id":"https://openalex.org/keywords/task-scheduling","display_name":"task scheduling","score":0.8510000109672546},{"id":"https://openalex.org/keywords/thread-synchronization","display_name":"thread synchronization","score":0.9990000128746033},{"id":"https://openalex.org/keywords/dynamic-memory-allocation","display_name":"dynamic memory allocation","score":0.9980000257492065},{"id":"https://openalex.org/keywords/hardware-utilization","display_name":"hardware resource utilization","score":0.824999988079071},{"id":"https://openalex.org/keywords/throughput","display_name":"throughput","score":0.6589999794960022},{"id":"https://openalex.org/keywords/accelerator-experiments","display_name":"accelerator experiments","score":0.5009999871253967},{"id":"https://openalex.org/keywords/fusion-reactor","display_name":"fusion reactor","score":0.7429999709129333}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.800532341003418},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5970871448516846},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5402131080627441},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5393277406692505},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4598340392112732},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4465303122997284},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.44118133187294006},{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.4314340054988861},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.41203218698501587},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3952053189277649},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3248264193534851},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20353633165359497},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09371581673622131},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2107973003","doi":null,"is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/document/6016058/","pdf_url":null,"source":{"id":"https://openalex.org/S4306419073","display_name":"International Conference Mixed Design of Integrated Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Conference Mixed Design of Integrated Circuits and Systems","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1674145689","https://openalex.org/W2107285171","https://openalex.org/W2122845760","https://openalex.org/W2128274900"],"related_works":["https://openalex.org/W2163395420","https://openalex.org/W6941077386","https://openalex.org/W7164762648","https://openalex.org/W7024861629","https://openalex.org/W2064742581","https://openalex.org/W2075768084","https://openalex.org/W2017633846","https://openalex.org/W2066734904","https://openalex.org/W2172558611","https://openalex.org/W2012267109"],"abstract_inverted_index":{"[1]":[0],"High":[1],"energy":[2],"physic":[3],"experiments":[4],"conducted":[5],"in":[6,89],"modern":[7],"accelerators":[8],"or":[9,56],"fusion":[10],"reactors":[11],"require":[12],"to":[13,28,34,63,91,101],"store":[14],"and":[15,31,107],"process":[16,82],"enormous":[17],"amount":[18],"of":[19,71,83,95,104,110],"information.":[20],"For":[21],"such":[22,105],"systems":[23,88],"it":[24],"is":[25],"extremely":[26],"important":[27],"correctly":[29],"design":[30],"implement":[32],"software":[33,84],"maximally":[35,92],"utilize":[36,93],"computation":[37],"power":[38],"offered":[39,97],"by":[40,46],"available":[41],"hardware.":[42,98],"Overhead":[43],"limitations":[44],"introduced":[45],"factors":[47],"like":[48],"task":[49],"scheduling,":[50],"thread":[51],"synchronization,":[52],"dynamic":[53],"memory":[54],"allocation":[55],"incorrect":[57],"hardware":[58],"use":[59],"must":[60],"be":[61,76],"limited":[62],"minimum.":[64],"The":[65],"paper":[66],"presents":[67],"several":[68],"potential":[69],"source":[70],"efficiency":[72],"limitation":[73],"that":[74],"should":[75],"taken":[77],"into":[78],"consideration":[79],"during":[80],"development":[81],"for":[85],"data":[86],"acquisition":[87],"order":[90],"throughput":[94],"the":[96],"Additionally,":[99],"methods":[100],"minimize":[102],"impacts":[103],"problems":[106],"experimental":[108],"results":[109],"proposed":[111],"improvements":[112],"are":[113],"presented.":[114]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-06-24T00:00:00"}