{"id":"https://openalex.org/W2107944004","doi":"https://doi.org/10.1109/iccd.1999.808606","title":"Decomposition of finite state machines for area, delay minimization","display_name":"Decomposition of finite state machines for area, delay minimization","publication_year":2003,"publication_date":"2003-01-20","ids":{"openalex":"https://openalex.org/W2107944004","doi":"https://doi.org/10.1109/iccd.1999.808606","mag":"2107944004"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1999.808606","doi":"https://doi.org/10.1109/iccd.1999.808606","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1999.808606","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029632511","display_name":"Rupesh S. Shelar","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R.S. Shelar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033005768","display_name":"Madhav P. Desai","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M.P. Desai","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":null,"display_name":"H. Narayanan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"H. Narayanan","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162827531"],"apc_list":null,"apc_paid":null,"fwci":2.1626,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.87442731,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"620","last_page":"625"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11567","display_name":"semigroups and automata theory","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/state-assignment","display_name":"state assignment","score":0.996999979019165},{"id":"https://openalex.org/keywords/cost-function","display_name":"cost function","score":0.8259999752044678},{"id":"https://openalex.org/keywords/area-minimization","display_name":"area minimization","score":0.8700000047683716},{"id":"https://openalex.org/keywords/delay-reduction","display_name":"delay reduction","score":0.9990000128746033},{"id":"https://openalex.org/keywords/greedy-algorithm","display_name":"greedy algorithm","score":0.9750000238418579},{"id":"https://openalex.org/keywords/jedi","display_name":"JEDI","score":0.878000020980835},{"id":"https://openalex.org/keywords/nova","display_name":"nova","score":0.9559999704360962},{"id":"https://openalex.org/keywords/mcnc-benchmarks","display_name":"MCNC benchmarks","score":0.5580000281333923}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8085530996322632},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.743045449256897},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6265460252761841},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5339393019676208},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5121545791625977},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.4965534806251526},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.49345627427101135},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4882488548755646},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4395201504230499},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4083325266838074},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3617883324623108},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26089560985565186},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/iccd.1999.808606","doi":"https://doi.org/10.1109/iccd.1999.808606","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1999.808606","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.19.4376","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.19.4376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.umn.edu/users/rupesh/./Publications/DecompPaper.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.32.8594","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.32.8594","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.umn.edu/users/rupesh/./Publications/DecompPaper.ps","raw_type":"text"},{"id":"pmh:oai:dsapce.library.iitb.ac.in:10054/385","doi":null,"is_oa":false,"landing_page_url":"http://dspace.library.iitb.ac.in/xmlui/handle/10054/385","pdf_url":null,"source":{"id":"https://openalex.org/S4306400899","display_name":"DSpace (IIT Bombay)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I162827531","host_organization_name":"Indian Institute of Technology Bombay","host_organization_lineage":["https://openalex.org/I162827531"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1543281322","https://openalex.org/W1576979152","https://openalex.org/W2017650358","https://openalex.org/W2036266811","https://openalex.org/W2082909013","https://openalex.org/W2113505444","https://openalex.org/W2136241326","https://openalex.org/W2169826705","https://openalex.org/W4253974606"],"related_works":["https://openalex.org/W2118466047","https://openalex.org/W1824071308","https://openalex.org/W1995870437","https://openalex.org/W1530193179","https://openalex.org/W2082909013","https://openalex.org/W2045699332","https://openalex.org/W2000480885","https://openalex.org/W2169826705","https://openalex.org/W2127520053","https://openalex.org/W2155526635"],"abstract_inverted_index":{"We":[0,30,58,68,83],"consider":[1],"the":[2,9,74,101,108,127,162],"state":[3,89,103,171,185],"assignment":[4,90,172],"problem":[5,19,24],"as":[6,93,166],"that":[7,107,177],"of":[8,11,44,53,79,100],"decomposition":[10,18],"finite":[12,184],"stare":[13],"machines":[14],"and":[15,48,95,121,146],"transform":[16],"this":[17,32,65],"into":[20],"an":[21,41,167],"orthogonal":[22],"partitioning":[23],"with":[25,87,153],"a":[26,54,60,77],"certain":[27],"cost":[28,33,66],"function.":[29,67],"justify":[31],"function":[34],"in":[35,119,124,144,149],"two":[36],"ways,":[37],"first":[38],"by":[39,50,72],"using":[40,112,130,137,156],"idealized":[42],"model":[43],"multi-level":[45],"logic":[46],"implementation,":[47],"second":[49],"empirical":[51],"studies":[52],"particular":[55],"benchmark":[56,102],"circuit.":[57],"describe":[59],"greedy":[61],"algorithm":[62,75],"to":[63,164,169],"minimize":[64],"present":[69],"results":[70,86,181],"obtained":[71,110,129,135,155],"running":[73],"on":[76,115,140],"set":[78],"16":[80],"MCNC":[81],"benchmarks.":[82],"compare":[84],"these":[85],"other":[88],"techniques":[91],"such":[92],"JEDI":[94,113],"NOVA.":[96],"For":[97],"multilevel":[98],"implementations":[99,109,128,134,154],"machines,":[104],"we":[105,175],"find":[106],"after":[111,136],"were,":[114,139],"average,":[116,141],"8.52%":[117],"larger":[118,143,183],"area":[120,145],"81.87%":[122],"slower":[123,148],"delay":[125,150],"than":[126],"our":[131,157],"approach.":[132,158],"The":[133],"NOVA":[138],"4.40%":[142],"104.96%":[147],"when":[151],"compared":[152],"Our":[159],"scheme":[160],"has":[161],"potential":[163],"serve":[165],"alternative":[168],"conventional":[170],"tools":[173],"since":[174],"observe":[176],"it":[178],"produces":[179],"good":[180],"for":[182],"machines.":[186]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-11-03T10:50:19.383937","created_date":"2016-06-24T00:00:00"}