{"id":"https://openalex.org/W2107450441","doi":null,"title":"i-Core: A run-time adaptive processor for embedded multi-core systems","display_name":"i-Core: A run-time adaptive processor for embedded multi-core systems","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W2107450441","mag":"2107450441"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.217.7593","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.217.7593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://world-comp.org/p2011/ERS6061.pdf","raw_type":"text"},"parent_works":[],"lineage":["https://openalex.org/W2107450441"],"child_works_count":0,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063508488","display_name":"J\u00f6rg Henkel","orcid":"https://orcid.org/0000-0001-9602-2922","observed_orcids":["https://orcid.org/0000-0001-9602-2922"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J\u00f6rg Henkel","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-9602-2922","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066227499","display_name":"Lars Bauer","orcid":"https://orcid.org/0000-0003-0253-4594","observed_orcids":["https://orcid.org/0000-0003-0253-4594"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lars Bauer","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0003-0253-4594","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108437484","display_name":"Michael H\u00fcbner","orcid":"https://orcid.org/0000-0002-1790-3869","observed_orcids":["https://orcid.org/0000-0002-1790-3869"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michael H\u00fcbner","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5027012414","display_name":"Artjom Grudnitsky","orcid":"https://orcid.org/0000-0003-1545-6353","observed_orcids":["https://orcid.org/0000-0003-1545-6353"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Artjom Grudnitsky","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0003-1545-6353","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.67,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.93172406,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-instruction-set-processors","display_name":"application-specific instruction set processors","score":0.7390000224113464},{"id":"https://openalex.org/keywords/reconfigurable-fabric","display_name":"reconfigurable fabric","score":0.7239999771118164},{"id":"https://openalex.org/keywords/multitasking","display_name":"multitasking","score":0.7310000061988831}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.778092086315155},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.7139450907707214},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.6949383020401001},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.677823543548584},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.6582162380218506},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45682692527770996},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.436862975358963},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3843539357185364},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3798127770423889},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3644929826259613},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10983073711395264},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.217.7593","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.217.7593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://world-comp.org/p2011/ERS6061.pdf","raw_type":"text"},{"id":"mag:2107450441","doi":null,"is_oa":false,"landing_page_url":"http://worldcomp-proceedings.com/proc/p2011/ERS6061.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W114936973","https://openalex.org/W183647808","https://openalex.org/W1494778468","https://openalex.org/W1716676420","https://openalex.org/W1977099426","https://openalex.org/W2012098630","https://openalex.org/W2014977632","https://openalex.org/W2028285139","https://openalex.org/W2069291604","https://openalex.org/W2080958936","https://openalex.org/W2097465082","https://openalex.org/W2099731629","https://openalex.org/W2101308451","https://openalex.org/W2103518090","https://openalex.org/W2110999128","https://openalex.org/W2112255157","https://openalex.org/W2115294662","https://openalex.org/W2120828913","https://openalex.org/W2122168551","https://openalex.org/W2123925798","https://openalex.org/W2127294217","https://openalex.org/W2135183949","https://openalex.org/W2144981359","https://openalex.org/W2146188244","https://openalex.org/W2147188933","https://openalex.org/W2148243454","https://openalex.org/W2148813049","https://openalex.org/W2160179803","https://openalex.org/W2164157607","https://openalex.org/W2167220336","https://openalex.org/W2169406908","https://openalex.org/W2170256087","https://openalex.org/W2293877842","https://openalex.org/W2494227300","https://openalex.org/W3140458327","https://openalex.org/W3146150975"],"related_works":["https://openalex.org/W2955585750","https://openalex.org/W1993588021","https://openalex.org/W2101496547","https://openalex.org/W7095156432","https://openalex.org/W2030165042","https://openalex.org/W4239738628","https://openalex.org/W3012205839","https://openalex.org/W7043746990","https://openalex.org/W2031097456","https://openalex.org/W2191231057"],"abstract_inverted_index":{"We":[0,57],"present":[1],"the":[2,24,41,45,49,52,60],"i-Core":[3,61],"(Invasive":[4],"Core),":[5],"an":[6,65],"Application":[7],"Specific":[8],"Instruction":[9],"Set":[10],"Processor":[11],"(ASIP)":[12],"with":[13,27],"a":[14],"run-time":[15],"adaptive":[16,42],"instruction":[17,46,53],"set.":[18],"Its":[19],"adaptivity":[20],"is":[21,55,62,72],"controlled":[22],"by":[23],"runtime":[25],"system":[26,68],"respect":[28],"to":[29],"application":[30],"properties":[31],"that":[32,70],"may":[33],"vary":[34],"during":[35],"run-time.":[36],"A":[37],"reconfigurable":[38],"fabric":[39],"hosts":[40],"part":[43],"of":[44,51],"set":[47,54],"whereas":[48],"rest":[50],"fixed.":[56],"show":[58],"how":[59],"integrated":[63],"into":[64],"embedded":[66],"multi-core":[67],"and":[69],"it":[71,79],"particularly":[73],"advantageous":[74],"in":[75],"multi-tasking":[76],"scenarios,":[77],"where":[78],"performs":[80],"applications-specific":[81],"as":[82,84],"well":[83],"system-specific":[85],"tasks.":[86]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":5}],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2016-06-24T00:00:00"}