{"id":"https://openalex.org/W2104298686","doi":"https://doi.org/10.1109/mp.2005.1405795","title":"An embedding debugging architecture for SOCs","display_name":"An embedding debugging architecture for SOCs","publication_year":2005,"publication_date":"2005-02-01","ids":{"openalex":"https://openalex.org/W2104298686","doi":"https://doi.org/10.1109/mp.2005.1405795","mag":"2104298686"},"language":"en","primary_location":{"id":"doi:10.1109/mp.2005.1405795","doi":"https://doi.org/10.1109/mp.2005.1405795","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mp.2005.1405795","pdf_url":null,"source":{"id":"https://openalex.org/S2902260","display_name":"IEEE Potentials","issn_l":"0278-6648","issn":["0278-6648","1558-1772"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1","poland-40","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Potentials","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076734972","display_name":"Ronald L. Leatherman","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Leatherman","raw_affiliation_strings":["First Silicon Solutions"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"First Silicon Solutions","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067958401","display_name":"Neal Stollon","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Stollon","raw_affiliation_strings":["First Silicon Solutions"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"First Silicon Solutions","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":12.054,"has_fulltext":false,"cited_by_count":71,"citation_normalized_percentile":{"value":0.98428775,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":"24","issue":"1","first_page":"12","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9359999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9359999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.038600001484155655,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.006500000134110451,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.746999979019165},{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"multi-core processors","score":0.828000009059906},{"id":"https://openalex.org/keywords/jtag","display_name":"JTAG","score":0.7329999804496765},{"id":"https://openalex.org/keywords/wire-routing","display_name":"wire routing","score":0.753000020980835},{"id":"https://openalex.org/keywords/fpga-prototyping","display_name":"FPGA prototyping","score":0.6190000176429749},{"id":"https://openalex.org/keywords/silicon-debugging","display_name":"silicon debugging","score":0.44600000977516174},{"id":"https://openalex.org/keywords/system-level-simulation","display_name":"system-level simulation","score":0.4390000104904175}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8621397018432617},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.8277592658996582},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7546991109848022},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6807028651237488},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5785704851150513},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.504002034664154},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4929969012737274},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44321513175964355},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.43263447284698486},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21336069703102112},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1965346336364746},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mp.2005.1405795","doi":"https://doi.org/10.1109/mp.2005.1405795","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mp.2005.1405795","pdf_url":null,"source":{"id":"https://openalex.org/S2902260","display_name":"IEEE Potentials","issn_l":"0278-6648","issn":["0278-6648","1558-1772"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1","poland-40","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Potentials","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1966158565","https://openalex.org/W2068239131","https://openalex.org/W2037725639","https://openalex.org/W2366458407","https://openalex.org/W2117243070","https://openalex.org/W2537885854","https://openalex.org/W1835736689","https://openalex.org/W2165884403","https://openalex.org/W2169238023","https://openalex.org/W7095594159"],"abstract_inverted_index":{"Multiple":[0],"cores":[1],"embedded":[2,106],"debugging":[3,52,65],"architecture":[4],"for":[5,36,51],"system":[6,120],"on":[7],"chip":[8],"design":[9],"(SOC)":[10],"is":[11,67,110],"presented.":[12],"It":[13],"presents":[14],"an":[15],"asymmetrical":[16],"functional":[17],"test":[18,41],"problem.":[19],"To":[20,55,87],"analyze":[21],"the":[22,46,57,85,93,97,119,136],"problem":[23,59],"and":[24,64,99,129,132],"optimize":[25],"performance":[26],"in":[27,60,96],"multicore":[28],"operation,":[29],"debug":[30,70,135],"tools":[31],"with":[32],"interfaces":[33,49],"are":[34],"exercised":[35],"several":[37,53],"cores.":[38,54,86],"HyperJTAG":[39],"(joint":[40],"action":[42,71],"group)":[43],"interface":[44],"reduces":[45],"IO":[47],"pin":[48],"required":[50],"overcome":[56],"wiring":[58],"hyperJTAG,":[61],"wire":[62],"routing":[63],"synchronization":[66],"proposed.":[68,111],"Hyper":[69],"nodes":[72],"at":[73],"each":[74],"core":[75,95],"initiate":[76],"global":[77],"or":[78],"local":[79],"control":[80],"actions":[81],"that":[82],"synchronously":[83],"reset":[84],"provide":[88],"a":[89,114],"virtual":[90],"connection":[91],"between":[92],"processor":[94],"SoC":[98,125],"its":[100],"corresponding":[101],"probe":[102],"control,":[103],"MED":[104],"(multicore":[105],"debugging)":[107],"software":[108],"tool":[109],"This":[112],"allows":[113],"contiguous":[115],"analysis":[116],"flow":[117],"from":[118],"level":[121],"simulation":[122],"models":[123],"of":[124],"systems":[126],"through":[127],"FPGA":[128],"emulation":[130],"prototyping":[131],"finally":[133],"it":[134],"silicon":[137],"hardware.":[138]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":4}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}