{"id":"https://openalex.org/W2104047485","doi":"https://doi.org/10.1109/mdt.2012.2205480","title":"Adaptive Alternate Analog Test","display_name":"Adaptive Alternate Analog Test","publication_year":2012,"publication_date":"2012-06-20","ids":{"openalex":"https://openalex.org/W2104047485","doi":"https://doi.org/10.1109/mdt.2012.2205480","mag":"2104047485"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2012.2205480","doi":"https://doi.org/10.1109/mdt.2012.2205480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2012.2205480","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091734149","display_name":"Haralampos\u2010G. Stratigopoulos","orcid":"https://orcid.org/0000-0002-9943-5607","observed_orcids":["https://orcid.org/0000-0002-9943-5607"]},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Haralampos-G. Stratigopoulos","raw_affiliation_strings":["TIMA Laboratory (CNRS-Grenoble INP-UJF), Grenoble, France","TIMA Lab., Grenoble INP-UJF, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory (CNRS-Grenoble INP-UJF), Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I177483745","https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble INP-UJF, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I177483745","https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061963866","display_name":"Salvador Mir","orcid":"https://orcid.org/0000-0001-9911-8946","observed_orcids":["https://orcid.org/0000-0001-9911-8946"]},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Salvador Mir","raw_affiliation_strings":["TIMA Laboratory (CNRS-Grenoble INP-UJF), France","TIMA Lab., Grenoble INP-UJF, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory (CNRS-Grenoble INP-UJF), France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I177483745","https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble INP-UJF, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I177483745","https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.9057,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.96008974,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":"29","issue":"4","first_page":"71","last_page":"79"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adaptive-testing","display_name":"adaptive testing","score":0.8569999933242798},{"id":"https://openalex.org/keywords/analog-circuits","display_name":"analog circuits","score":0.824999988079071},{"id":"https://openalex.org/keywords/test-cost-reduction","display_name":"test cost reduction","score":0.9300000071525574},{"id":"https://openalex.org/keywords/fault-detection","display_name":"fault detection","score":0.33899998664855957},{"id":"https://openalex.org/keywords/analog-circuit-testing","display_name":"analog circuit testing","score":0.5120000243186951}],"concepts":[{"id":"https://openalex.org/C144352353","wikidata":"https://www.wikidata.org/wiki/Q2920411","display_name":"Computerized adaptive testing","level":3,"score":0.7211768627166748},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6361153721809387},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.589245080947876},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5727157592773438},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5448454022407532},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5371805429458618},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5210320949554443},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4575982689857483},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.42030584812164307},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3975064158439636},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3920142650604248},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34507834911346436},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24634048342704773},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12673333287239075},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10634014010429382},{"id":"https://openalex.org/C171606756","wikidata":"https://www.wikidata.org/wiki/Q506132","display_name":"Psychometrics","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mdt.2012.2205480","doi":"https://doi.org/10.1109/mdt.2012.2205480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2012.2205480","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-00743573v1","doi":null,"is_oa":false,"landing_page_url":"https://hal.science/hal-00743573","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4405252976","host_organization_name":"Centre pour la Communication Scientifique Directe","host_organization_lineage":["https://openalex.org/I4405252976"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Design & Test, 2012, 29 (04), pp.71-79. ⟨10.1109/MDT.2012.2205480⟩","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320309835","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1964067494","https://openalex.org/W2099992850","https://openalex.org/W2103543101","https://openalex.org/W2116080338","https://openalex.org/W2117731817","https://openalex.org/W2119919209","https://openalex.org/W2121692978","https://openalex.org/W2129690060","https://openalex.org/W2147916294","https://openalex.org/W2154605514","https://openalex.org/W2162433349","https://openalex.org/W3143362086","https://openalex.org/W4233014035","https://openalex.org/W6678214176"],"related_works":["https://openalex.org/W2147916294","https://openalex.org/W2094739527","https://openalex.org/W2067609377","https://openalex.org/W7097162007","https://openalex.org/W2152537299","https://openalex.org/W7100915317","https://openalex.org/W2139045599","https://openalex.org/W2166235352","https://openalex.org/W2004850798","https://openalex.org/W2003117802"],"abstract_inverted_index":{"Adaptive":[0],"test":[1,7,15,24,45],"is":[2,57],"a":[3,27],"promising":[4],"approach":[5],"for":[6,17,30,41],"cost":[8,29],"reduction.":[9],"This":[10],"article":[11],"presents":[12],"an":[13],"adaptive":[14],"scheme":[16],"analog":[18],"circuits":[19],"that":[20],"capitalizes":[21],"on":[22],"alternate":[23,44],"to":[25,50],"achieve":[26],"low":[28],"the":[31,43],"majority":[32],"of":[33,39],"fabricated":[34],"devices.":[35],"The":[36],"small":[37],"fraction":[38],"devices":[40],"which":[42],"decision":[46],"may":[47],"be":[48],"prone":[49],"error":[51],"are":[52],"identified":[53],"and":[54],"further":[55],"action":[56],"taken.":[58]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}