{"id":"https://openalex.org/W2102746477","doi":"https://doi.org/10.1109/nocs.2007.17","title":"Enabling Technology for On-Chip Interconnection Networks","display_name":"Enabling Technology for On-Chip Interconnection Networks","publication_year":2007,"publication_date":"2007-05-01","ids":{"openalex":"https://openalex.org/W2102746477","doi":"https://doi.org/10.1109/nocs.2007.17","mag":"2102746477"},"language":"en","primary_location":{"id":"doi:10.1109/nocs.2007.17","doi":"https://doi.org/10.1109/nocs.2007.17","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2007.17","pdf_url":null,"source":{"id":"https://openalex.org/S7407085918","display_name":"IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"First International Symposium on Networks-on-Chip (NOCS'07)","raw_type":"proceedings-article"},"volume":null,"type":"conference-abstract","is_traditional":false,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028211998","display_name":"Bill Dally","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bill Dally","raw_affiliation_strings":["University of Stanford, USA","Stanford, Univ., CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stanford, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Stanford, Univ., CA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5028211998"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-on-chip","display_name":"network-on-chip","score":0.9909999966621399},{"id":"https://openalex.org/keywords/many-core-processors","display_name":"many-core processors","score":0.8769999742507935},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.9470000267028809},{"id":"https://openalex.org/keywords/buffer-circuit","display_name":"buffer circuit","score":0.972000002861023},{"id":"https://openalex.org/keywords/switching-circuits","display_name":"switching circuits","score":0.8539999723434448},{"id":"https://openalex.org/keywords/router-microarchitecture","display_name":"router microarchitecture","score":0.9950000047683716},{"id":"https://openalex.org/keywords/flow-control","display_name":"flow control","score":0.9829999804496765},{"id":"https://openalex.org/keywords/routing-algorithms","display_name":"routing algorithms","score":0.6119999885559082},{"id":"https://openalex.org/keywords/network-topology","display_name":"network topology","score":0.8769999742507935},{"id":"https://openalex.org/keywords/power-efficiency","display_name":"power efficiency","score":0.6759999990463257},{"id":"https://openalex.org/keywords/area-efficiency","display_name":"area efficiency","score":0.8320000171661377},{"id":"https://openalex.org/keywords/ring-topology","display_name":"ring topology","score":0.5569999814033508},{"id":"https://openalex.org/keywords/mesh-topology","display_name":"mesh topology","score":0.9990000128746033}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7578930854797363},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7251505255699158},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6958404779434204},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6947231292724609},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5692164301872253},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5545336008071899},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5077041387557983},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4765544533729553},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4661102890968323},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46286851167678833},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4574526846408844},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.4513241648674011},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41074082255363464},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.40200531482696533},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34715986251831055},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3260813355445862},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3025270998477936},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1912524402141571},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14255425333976746},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10210254788398743},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nocs.2007.17","doi":"https://doi.org/10.1109/nocs.2007.17","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2007.17","pdf_url":null,"source":{"id":"https://openalex.org/S7407085918","display_name":"IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"First International Symposium on Networks-on-Chip (NOCS'07)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.7207000255584717}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2185129388","https://openalex.org/W4234308027","https://openalex.org/W4312776691","https://openalex.org/W2379018070","https://openalex.org/W2610476702","https://openalex.org/W7095901362","https://openalex.org/W2289854373","https://openalex.org/W7096748815","https://openalex.org/W6993233643","https://openalex.org/W4205608751"],"abstract_inverted_index":{"As":[0],"we":[1],"enter":[2],"the":[3,20],"era":[4],"of":[5,25,36,85,96,118],"many-core":[6],"processors":[7],"and":[8,23,41,47,50,69,87,102,120],"complex":[9],"SoCs,":[10],"on-chip":[11,55,113],"interconnection":[12],"networks":[13,29,56,114],"play":[14],"a":[15,26,34,60,64,116],"dominant":[16],"role":[17],"in":[18,59,100],"determining":[19],"performance,":[21],"power,":[22],"cost":[24],"system.":[27],"These":[28],"are":[30,57],"critically":[31],"dependent":[32],"on":[33],"number":[35,117],"underlying":[37],"technologies:":[38],"channel,":[39],"buffer,":[40],"switch":[42],"circuits,":[43],"router":[44],"microarchitecture,":[45],"flow-control":[46],"routing":[48],"methods,":[49],"network":[51],"topology.":[52],"Too":[53],"often":[54],"built":[58],"naive":[61],"manner":[62],"using":[63],"ring":[65],"or":[66],"mesh":[67],"topology":[68,90],"standard":[70],"cell":[71],"methodology.":[72],"Compared":[73],"to":[74,98],"this":[75],"approach,":[76],"optimized":[77,89],"circuits":[78],"can":[79,91,107],"reduce":[80],"power":[81,103],"by":[82],"an":[83,88,93],"order":[84],"magnitude":[86],"give":[92],"additional":[94],"factor":[95],"two":[97],"three":[99],"area":[101],"efficiency.":[104],"This":[105],"talk":[106],"explore":[108],"key":[109],"enabling":[110],"technologies":[111],"for":[112,123],"giving":[115],"examples":[119],"identifying":[121],"opportunities":[122],"future":[124],"research":[125]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-10-29T09:56:32.521200","created_date":"2016-06-24T00:00:00"}