{"id":"https://openalex.org/W2102012875","doi":"https://doi.org/10.1109/ised.2010.29","title":"Design of Combinational Circuits by Cyclic Combinational Method for Low Power VLSI","display_name":"Design of Combinational Circuits by Cyclic Combinational Method for Low Power VLSI","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2102012875","doi":"https://doi.org/10.1109/ised.2010.29","mag":"2102012875"},"language":"en","primary_location":{"id":"doi:10.1109/ised.2010.29","doi":"https://doi.org/10.1109/ised.2010.29","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2010.29","pdf_url":null,"source":{"id":"https://openalex.org/S4306420139","display_name":"International Symposium on Electronic System Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Symposium on Electronic System Design","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042930256","display_name":"Biswarup Mukherjee","orcid":"https://orcid.org/0000-0002-5952-6723","observed_orcids":["https://orcid.org/0000-0002-5952-6723"]},"institutions":[{"id":"https://openalex.org/I4405276128","display_name":"Asahi Diamond Industrial Co., Ltd. (Japan)","ror":"https://ror.org/04w998109","country_code":"JP","type":"company","lineage":["https://openalex.org/I4405276128"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"B Mukherjee","raw_affiliation_strings":["ECE Department, ITME, Diamond Harbor, West Bengal, India","Lect.-ECE Dept., ITME, Diamond Harbor, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, ITME, Diamond Harbor, West Bengal, India","institution_ids":[]},{"raw_affiliation_string":"Lect.-ECE Dept., ITME, Diamond Harbor, India","institution_ids":["https://openalex.org/I4405276128"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069928017","display_name":"Anup Dandapat","orcid":"https://orcid.org/0000-0002-0997-1220","observed_orcids":["https://orcid.org/0000-0002-0997-1220"]},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A K Dandapat","raw_affiliation_strings":["ETCE Department, Jadavpur University, Kolkata, West Bengal, India","ETCE Dept, Jadavpur University, Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETCE Department, Jadavpur University, Kolkata, West Bengal, India","institution_ids":["https://openalex.org/I170979836"]},{"raw_affiliation_string":"ETCE Dept, Jadavpur University, Kolkata, India","institution_ids":["https://openalex.org/I170979836"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4269,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.46644755,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"107","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.008299999870359898,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-circuit-design","display_name":"combinational circuit design","score":0.7749999761581421},{"id":"https://openalex.org/keywords/low-power-vlsi-design","display_name":"low-power VLSI design","score":0.9459999799728394},{"id":"https://openalex.org/keywords/structural-feedback","display_name":"structural feedback","score":0.8569999933242798},{"id":"https://openalex.org/keywords/area-optimization","display_name":"area optimization","score":0.5220000147819519},{"id":"https://openalex.org/keywords/power-optimization","display_name":"power optimization","score":0.9269999861717224},{"id":"https://openalex.org/keywords/delay-optimization","display_name":"delay optimization","score":0.9160000085830688},{"id":"https://openalex.org/keywords/timing-analysis","display_name":"timing analysis","score":0.8349999785423279},{"id":"https://openalex.org/keywords/functional-analysis","display_name":"functional analysis","score":0.6660000085830688},{"id":"https://openalex.org/keywords/network-synthesis","display_name":"network synthesis","score":0.5669999718666077}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.9265895485877991},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6759517788887024},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5750364661216736},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4937196671962738},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4419609010219574},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42447909712791443},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.37054187059402466},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35081419348716736},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21191155910491943},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1663101315498352},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12832313776016235}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ised.2010.29","doi":"https://doi.org/10.1109/ised.2010.29","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2010.29","pdf_url":null,"source":{"id":"https://openalex.org/S4306420139","display_name":"International Symposium on Electronic System Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Symposium on Electronic System Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4943999946117401,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1975335740","https://openalex.org/W2002369469","https://openalex.org/W2024223745","https://openalex.org/W2053619330","https://openalex.org/W2080267935","https://openalex.org/W2125850227","https://openalex.org/W2146303825","https://openalex.org/W4245561868","https://openalex.org/W7011273561"],"related_works":["https://openalex.org/W2509175099","https://openalex.org/W2125850227","https://openalex.org/W7095935881","https://openalex.org/W2501300322","https://openalex.org/W4252206672","https://openalex.org/W2204325131","https://openalex.org/W7097710288","https://openalex.org/W1493505771","https://openalex.org/W3141112769","https://openalex.org/W7096316809"],"abstract_inverted_index":{"In":[0],"modern":[1],"scenario":[2],"as":[3,32,96],"we":[4],"are":[5,29,163],"going":[6],"for":[7],"low":[8],"power":[9,130],"VLSI":[10],"design,":[11],"an":[12],"useful":[13],"technique":[14],"is":[15,50,113],"to":[16,51,56,63,77,114],"design":[17,115],"the":[18,58,83,94,100,105,111,128],"combinational":[19,42,65,120,124,148],"part":[20],"of":[21,47,70,99,102,110,118,135,144,151],"any":[22],"circuit":[23,49,72,136,145,152],"in":[24,41,61,104,122,165],"cyclic":[25,36,48,71,123,147],"way.":[26],"Combinational":[27],"circuits":[28,121],"generally":[30],"considered":[31],"acyclic":[33],"structured.":[34],"However,":[35],"loops":[37],"can":[38],"be":[39],"introduced":[40],"circuits.":[43],"The":[44,68,108],"main":[45],"aim":[46],"introduce":[52],"structural":[53],"feedback":[54,60],"&":[55,116],"avoid":[57],"logical":[59],"order":[62],"get":[64],"primary":[66],"output.":[67],"study":[69,112,134],"includes":[73],"functional":[74,139],"analysis":[75,85],"i.e.":[76],"determine":[78,87],"what":[79],"values":[80,90],"will":[81,91],"appear,":[82],"timing":[84,161],"which":[86],"when":[88],"these":[89],"appear":[92],"and":[93,131,140],"area,":[95,129,159],"a":[97],"measure":[98],"number":[101],"transistors":[103],"final":[106],"fabrication.":[107],"objective":[109],"verification":[117],"different":[119],"method":[125],"by":[126],"optimizing":[127],"delay.":[132],"Detailed":[133],"model,":[137],"its":[138],"temporal":[141],"behavior,":[142],"Synthesis":[143],"using":[146,153],"method,":[149],"Simulation":[150],"standard":[154],"simulator,":[155],"Analysis":[156],"framework":[157],"including":[158],"power,":[160],"consideration":[162],"studied":[164],"this":[166],"work.":[167]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}