{"id":"https://openalex.org/W2099529005","doi":"https://doi.org/10.5555/368058.368541","title":"Asynchronous scheduling and allocation","display_name":"Asynchronous scheduling and allocation","publication_year":1998,"publication_date":"1998-02-23","ids":{"openalex":"https://openalex.org/W2099529005","doi":"https://doi.org/10.5555/368058.368541","mag":"2099529005"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.559.2179","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.559.2179","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/1998/date98/pdffiles/poster24.pdf","raw_type":"text"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027175391","display_name":"Anatoly Alekseevich Prihozhy","orcid":"https://orcid.org/0000-0002-1941-0806","observed_orcids":["https://orcid.org/0000-0002-1941-0806"]},"institutions":[{"id":"https://openalex.org/I7452641","display_name":"Belarusian State University of Informatics and Radioelectronics","ror":"https://ror.org/02sehzp52","country_code":"BY","type":"education","lineage":["https://openalex.org/I7452641"]}],"countries":["BY"],"is_corresponding":true,"raw_author_name":"A. \u0410. Prihozhy","raw_affiliation_strings":["University of Informatics and Radioelectronics, 6 P.Brovka, Minsk 220027, Belarus"],"raw_orcid":"https://orcid.org/0000-0002-1941-0806","affiliations":[{"raw_affiliation_string":"University of Informatics and Radioelectronics, 6 P.Brovka, Minsk 220027, Belarus","institution_ids":["https://openalex.org/I7452641"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5027175391"],"corresponding_institution_ids":["https://openalex.org/I7452641"],"apc_list":null,"apc_paid":null,"fwci":0.4755,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64087302,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":92},"biblio":{"volume":null,"issue":null,"first_page":"963","last_page":"964"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.003100000089034438,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0015999999595806003,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-scheduling","display_name":"asynchronous scheduling","score":0.9120000004768372},{"id":"https://openalex.org/keywords/asynchronous-circuits","display_name":"asynchronous circuits","score":0.5130000114440918},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"high-level synthesis","score":0.8980000019073486}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8454257249832153},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8320732116699219},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.6816698312759399},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6476678848266602},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5612457990646362},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42554789781570435},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.21227511763572693},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18029022216796875},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07490295171737671}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.559.2179","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.559.2179","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/1998/date98/pdffiles/poster24.pdf","raw_type":"text"},{"id":"mag:2099529005","doi":"https://doi.org/10.5555/368058.368541","is_oa":false,"landing_page_url":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/1998/date98/pdffiles/poster24.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Design, Automation, and Test in Europe","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W67188778","https://openalex.org/W168598656","https://openalex.org/W1563592233","https://openalex.org/W2109480058","https://openalex.org/W2119120834","https://openalex.org/W2131065168"],"related_works":["https://openalex.org/W1999538298","https://openalex.org/W2141345935","https://openalex.org/W2791675170","https://openalex.org/W2109480058","https://openalex.org/W2138205475","https://openalex.org/W2139898885","https://openalex.org/W2200743382","https://openalex.org/W2232432106","https://openalex.org/W3149123344","https://openalex.org/W3000588447"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"approach":[4],"to":[5],"generating":[6],"asynchro":[7],"nous":[8],"schedules":[9,31],"of":[10,37,49],"various":[11],"concurrency":[12],"levels":[13],"and":[14,19,41,46,59],"describes":[15],"novel":[16],"net-based":[17,51],"scheduling":[18,58],"allocation":[20,60],"optimization":[21],"tec":[22],"hniques":[23],"for":[24],"asynchronous":[25],"high-level":[26],"synthesis.":[27],"The":[28],"asynch":[29],"ronous":[30],"are":[32,62],"optimized":[33],"through":[34],"the":[35,50,54],"sets":[36],"concurr":[38],"ent":[39],"variable":[40],"statement":[42],"pairs.":[43],"Experimental":[44],"results":[45],"a":[47],"comparison":[48],"techniques":[52,61],"with":[53],"best":[55],"seq":[56],"uential":[57],"presented.":[63],"1":[64]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-10-12T09:40:04.860316","created_date":"2016-06-24T00:00:00"}