{"id":"https://openalex.org/W2099249262","doi":"https://doi.org/10.1109/iwv.2001.923157","title":"A memory management approach for efficient implementation of multimedia kernels on programmable architectures","display_name":"A memory management approach for efficient implementation of multimedia kernels on programmable architectures","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W2099249262","doi":"https://doi.org/10.1109/iwv.2001.923157","mag":"2099249262"},"language":"en","primary_location":{"id":"doi:10.1109/iwv.2001.923157","doi":"https://doi.org/10.1109/iwv.2001.923157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwv.2001.923157","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006781417","display_name":"Minas Dasygenis","orcid":"https://orcid.org/0000-0002-2180-9752","observed_orcids":["https://orcid.org/0000-0002-2180-9752"]},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"M. Dasigenis","raw_affiliation_strings":["VLSI Design and Testing Center ECE Dept, Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center ECE Dept, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063410133","display_name":"N. Kroupis","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Kroupis","raw_affiliation_strings":["VLSI Design and Testing Center ECE Dept, Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center ECE Dept, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008803219","display_name":"Antonios Argyriou","orcid":"https://orcid.org/0000-0002-2510-3124","observed_orcids":["https://orcid.org/0000-0002-2510-3124"]},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Argyriou","raw_affiliation_strings":["VLSI Design and Testing Center ECE Dept, Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center ECE Dept, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016453015","display_name":"Konstantinos Tatas","orcid":"https://orcid.org/0000-0001-5087-5778","observed_orcids":["https://orcid.org/0000-0001-5087-5778"]},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Tatas","raw_affiliation_strings":["VLSI Design and Testing Center ECE Dept, Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center ECE Dept, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847","observed_orcids":["https://orcid.org/0000-0002-6930-6847"]},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Soudris","raw_affiliation_strings":["VLSI Design and Testing Center ECE Dept, Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center ECE Dept, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110036680","display_name":"A.T. Thanailakis","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Thanailakis","raw_affiliation_strings":["VLSI Design and Testing Center ECE Dept, Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center ECE Dept, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111500472","display_name":"Nikos D. Zervas","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Zervas","raw_affiliation_strings":["VLSI Design Lab ECE Dept, University of Patras, Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design Lab ECE Dept, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2119,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.77273291,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"171","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9301999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9301999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.05290000140666962,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.007899999618530273,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-management","display_name":"memory management","score":0.7210000157356262},{"id":"https://openalex.org/keywords/power-optimization","display_name":"power optimization","score":0.8149999976158142},{"id":"https://openalex.org/keywords/instruction-memory","display_name":"instruction memory","score":0.878000020980835},{"id":"https://openalex.org/keywords/cache","display_name":"cache memory","score":0.7170000076293945},{"id":"https://openalex.org/keywords/arm-processor","display_name":"ARM processor","score":0.4699999988079071},{"id":"https://openalex.org/keywords/embedded-processors","display_name":"embedded processors","score":0.640999972820282},{"id":"https://openalex.org/keywords/video-compression","display_name":"video compression","score":0.328000009059906},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"motion estimation","score":0.5289999842643738},{"id":"https://openalex.org/keywords/hierarchical-search","display_name":"hierarchical search","score":0.49300000071525574},{"id":"https://openalex.org/keywords/full-search-algorithm","display_name":"full search","score":0.4050000011920929}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8591234683990479},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.722387433052063},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.5424860119819641},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5335493683815002},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4851299226284027},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4721876382827759},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4701533317565918},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.4311886131763458},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.4274224042892456},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41617482900619507},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4137399196624756},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.22967472672462463},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11659517884254456},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09471288323402405},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwv.2001.923157","doi":"https://doi.org/10.1109/iwv.2001.923157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwv.2001.923157","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W115216132","https://openalex.org/W1542028764","https://openalex.org/W1559272609","https://openalex.org/W1975745331","https://openalex.org/W2126258136","https://openalex.org/W2150073849","https://openalex.org/W2162211138","https://openalex.org/W2506983566","https://openalex.org/W4238566657"],"related_works":["https://openalex.org/W2160026956","https://openalex.org/W7098858156","https://openalex.org/W2128391030","https://openalex.org/W1972143438","https://openalex.org/W2108064644","https://openalex.org/W7099448608","https://openalex.org/W1967124530","https://openalex.org/W1542028764","https://openalex.org/W1715248270","https://openalex.org/W2169914686"],"abstract_inverted_index":{"A":[0],"methodology":[1,19,110],"for":[2,115],"power":[3,53,66,94,114],"optimization":[4,67],"of":[5,17,23,87,108,113],"the":[6,18,52,59,64,89,98,102,106,109,117],"data":[7,55],"memory":[8,56],"hierarchy":[9,57],"and":[10,42,80],"instruction":[11,65],"memory,":[12],"is":[13,48,68],"introduced.":[14],"The":[15],"impact":[16],"on":[20],"a":[21],"set":[22],"widely":[24],"used":[25],"multimedia":[26,118],"application":[27],"kernels,":[28],"namely":[29],"Full":[30],"Search":[31,34,40,46],"(FS),":[32],"Hierarchical":[33,37],"(HS),":[35],"Parallel":[36],"One":[38],"Dimension":[39],"(PHODS),":[41],"Three":[43],"Step":[44],"Logarithmic":[45],"(3SLS),":[47],"demonstrated.":[49],"We":[50],"find":[51],"optimal":[54],"applying":[58],"appropriate":[60],"data-use":[61],"transformation,":[62],"while":[63],"done":[69],"using":[70],"suitable":[71],"cache":[72],"memory.":[73],"Using":[74],"data-reuse":[75],"transformations,":[76,82],"performance":[77],"optimizations":[78],"techniques,":[79],"instruction-level":[81],"we":[83],"perform":[84],"exhaustive":[85],"exploration":[86],"an":[88],"possible":[90],"alternatives":[91],"to":[92],"reach":[93],"efficient":[95],"solutions.":[96],"Concerning":[97],"embedded":[99],"processor":[100],"ARM,":[101],"experimental":[103],"results":[104],"prove":[105],"efficiency":[107],"in":[111],"terms":[112],"all":[116],"kernels.":[119]},"counts_by_year":[],"updated_date":"2026-11-12T12:28:57.059296","created_date":"2016-06-24T00:00:00"}