{"id":"https://openalex.org/W2091971997","doi":"https://doi.org/10.1142/s021812661100758x","title":"A SEAMLESS-CONTROLLED DIGITAL PLL USING DUAL LOOPS FOR HIGH SPEED SOCS","display_name":"A SEAMLESS-CONTROLLED DIGITAL PLL USING DUAL LOOPS FOR HIGH SPEED SOCS","publication_year":2011,"publication_date":"2011-04-12","ids":{"openalex":"https://openalex.org/W2091971997","doi":"https://doi.org/10.1142/s021812661100758x","mag":"2091971997"},"language":"en","primary_location":{"id":"doi:10.1142/s021812661100758x","doi":"https://doi.org/10.1142/s021812661100758x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812661100758x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1","poland-20","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070020017","display_name":"YOUNG SAN SHIN","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I141371507","display_name":"Soongsil University","ror":"https://ror.org/017xnm587","country_code":"KR","type":"education","lineage":["https://openalex.org/I141371507"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"YOUNG SAN SHIN","raw_affiliation_strings":["Electronic Engineering, Soongsil University, 511 Sangdo-Dong Dongjak-Gu, Seoul, 156-743, Seoul"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Engineering, Soongsil University, 511 Sangdo-Dong Dongjak-Gu, Seoul, 156-743, Seoul","institution_ids":["https://openalex.org/I141371507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074950993","display_name":"Jae-Kyung Wee","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I141371507","display_name":"Soongsil University","ror":"https://ror.org/017xnm587","country_code":"KR","type":"education","lineage":["https://openalex.org/I141371507"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"JAE-KYUNG WEE","raw_affiliation_strings":["Electronic Engineering, Soongsil University, 511 Sangdo-Dong Dongjak-Gu, Seoul, 156-743, Seoul"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Engineering, Soongsil University, 511 Sangdo-Dong Dongjak-Gu, Seoul, 156-743, Seoul","institution_ids":["https://openalex.org/I141371507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079267409","display_name":"Jong-Chan Ha","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I141371507","display_name":"Soongsil University","ror":"https://ror.org/017xnm587","country_code":"KR","type":"education","lineage":["https://openalex.org/I141371507"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"JONG-CHAN HA","raw_affiliation_strings":["Electronic Engineering, Soongsil University, 511 Sangdo-Dong Dongjak-Gu, Seoul, 156-743, Seoul"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Engineering, Soongsil University, 511 Sangdo-Dong Dongjak-Gu, Seoul, 156-743, Seoul","institution_ids":["https://openalex.org/I141371507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067863151","display_name":"Ji-Hoon Lim","orcid":"https://orcid.org/0000-0001-7282-7427","observed_orcids":["https://orcid.org/0000-0001-7282-7427"]},"institutions":[{"id":"https://openalex.org/I141371507","display_name":"Soongsil University","ror":"https://ror.org/017xnm587","country_code":"KR","type":"education","lineage":["https://openalex.org/I141371507"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"JI-HOON LIM","raw_affiliation_strings":["Electronic Engineering, Soongsil University, 511 Sangdo-Dong Dongjak-Gu, Seoul, 156-743, Seoul"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Engineering, Soongsil University, 511 Sangdo-Dong Dongjak-Gu, Seoul, 156-743, Seoul","institution_ids":["https://openalex.org/I141371507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059470159","display_name":"Yong-Ju Kim","orcid":"https://orcid.org/0009-0000-9999-6909","observed_orcids":["https://orcid.org/0009-0000-9999-6909"]},"institutions":[{"id":"https://openalex.org/I4405272917","display_name":"SK Hynix (South Korea)","ror":"https://ror.org/04z2p0w98","country_code":"KR","type":"company","lineage":["https://openalex.org/I4405272917"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"YONG-JU KIM","raw_affiliation_strings":["Memory R&D Center, Hynix, Bubal, Icheon, 467-701, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory R&D Center, Hynix, Bubal, Icheon, 467-701, Korea","institution_ids":["https://openalex.org/I4405272917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015182034","display_name":"Young-Sang Son","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210111902","display_name":"Dongbu HiTek (South Korea)","ror":"https://ror.org/018z3cr21","country_code":"KR","type":"company","lineage":["https://openalex.org/I4210111902"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"YOUNG-SANG SON","raw_affiliation_strings":["DE Team, Dongbu HiTek Co., 222 wonmi, Bucheon, 420-712, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DE Team, Dongbu HiTek Co., 222 wonmi, Bucheon, 420-712, Korea","institution_ids":["https://openalex.org/I4210111902"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2167,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62668591,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"20","issue":"04","first_page":"741","last_page":"756"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-phase-locked-loop","display_name":"digital phase-locked loop","score":0.9380000233650208},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"time-to-digital converter","score":0.8920000195503235},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"digital-to-analog converter","score":0.9150000214576721},{"id":"https://openalex.org/keywords/up-down-counter","display_name":"up-down counter","score":0.8709999918937683},{"id":"https://openalex.org/keywords/jitter-reduction","display_name":"jitter reduction","score":0.734000027179718},{"id":"https://openalex.org/keywords/cmos-chip","display_name":"CMOS integrated circuit","score":0.5730000138282776}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8705765008926392},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7594199180603027},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.7063330411911011},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5914824604988098},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5728700160980225},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5648639798164368},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4880605936050415},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4385780692100525},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.43599414825439453},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.4358140528202057},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32428473234176636},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1844993233680725},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17054075002670288},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08548608422279358},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0695345401763916},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1142/s021812661100758x","doi":"https://doi.org/10.1142/s021812661100758x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812661100758x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1","poland-20","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.840.3358","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.840.3358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://siplab.ssu.ac.kr/xe/DB/Origin/International%20Journal/%5B29%5D.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.428600013256073}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1552193912","https://openalex.org/W2067333289","https://openalex.org/W2083046913","https://openalex.org/W2108537242","https://openalex.org/W2118713130","https://openalex.org/W2150143405","https://openalex.org/W2150783292","https://openalex.org/W2160926233","https://openalex.org/W2161746181","https://openalex.org/W2164002677"],"related_works":["https://openalex.org/W7096206094","https://openalex.org/W2385547984","https://openalex.org/W2040371504","https://openalex.org/W2160357327","https://openalex.org/W2007346651","https://openalex.org/W2105386586","https://openalex.org/W2540589151","https://openalex.org/W1481111971","https://openalex.org/W2560680290","https://openalex.org/W2035526941"],"abstract_inverted_index":{"A":[0],"new":[1],"dual-loop":[2],"digital":[3],"phased-locked":[4],"loop":[5,45,65],"(DPLL)":[6],"architecture":[7,12,39,83],"is":[8,13,40,100,109],"presented.":[9],"This":[10],"novel":[11],"designed":[14],"to":[15,56,75,102],"provide":[16,76],"a":[17,30,43,51,63,67,72,86,119,146],"wide":[18,120],"operating":[19],"frequency":[20],"range,":[21],"high":[22],"precision,":[23],"and":[24,27,50,62,71,93,126,140,145],"small":[25,32],"jitter,":[26,144],"fits":[28],"over":[29],"relatively":[31],"area.":[33],"To":[34],"achieve":[35],"these":[36],"characteristics,":[37],"the":[38,59,80,90,94,98,104],"implemented":[41],"using":[42],"coarse":[44,52,91],"with":[46,66,111],"an":[47,127],"UP/DOWN":[48],"counter":[49],"digital-to-analog":[53],"converter":[54,69],"(DAC)":[55],"rapidly":[57],"reduce":[58],"phase":[60],"error,":[61],"fine":[64,73,95],"time-to-digital":[68],"(TDC)":[70],"DAC":[74,99],"more":[77],"precision.":[78],"Furthermore,":[79],"seamless-frequency":[81],"tracking":[82],"based":[84],"on":[85],"code":[87],"conversion":[88],"between":[89],"cell":[92,96],"of":[97,123,129,149],"devised":[101],"improve":[103],"lock-in":[105],"stability.":[106],"The":[107,132],"chip":[108],"fabricated":[110],"Dongbu":[112],"HiTek":[113],"0.18-\u03bcm":[114],"CMOS":[115],"technology.":[116],"It":[117],"has":[118],"operation":[121],"range":[122],"0.4\u20131.4":[124],"GHz,":[125],"area":[128],"0.195":[130],"mm2.":[131],"measured":[133],"results":[134],"show":[135],"15.64":[136],"ps":[137,142],"peak-to-peak":[138],"jitter":[139],"2.22":[141],"rms":[143],"power":[147],"dissipation":[148],"16.2":[150],"mW":[151],"at":[152],"1":[153],"GHz.":[154]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}