{"id":"https://openalex.org/W2090628554","doi":"https://doi.org/10.1109/iccci.2013.6466259","title":"Achieveing reduced area by Multi-bit Flip flop design","display_name":"Achieveing reduced area by Multi-bit Flip flop design","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2090628554","doi":"https://doi.org/10.1109/iccci.2013.6466259","mag":"2090628554"},"language":"en","primary_location":{"id":"doi:10.1109/iccci.2013.6466259","doi":"https://doi.org/10.1109/iccci.2013.6466259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccci.2013.6466259","pdf_url":null,"source":{"id":"https://openalex.org/S4363607882","display_name":"International Conference on Computer Communication and Informatics (ICCCI)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Computer Communication and Informatics","raw_type":"proceedings-article"},"parent_works":[],"lineage":["https://openalex.org/W2090628554"],"child_works_count":0,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"G. Prakash","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I932239252","display_name":"SASTRA University","ror":"https://ror.org/032jk8892","country_code":"IN","type":"education","lineage":["https://openalex.org/I932239252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G. Prakash","raw_affiliation_strings":["VLSI Design, SASTRA University, Thanjavur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design, SASTRA University, Thanjavur, India","institution_ids":["https://openalex.org/I932239252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107894029","display_name":"K. Sathishkumar","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I932239252","display_name":"SASTRA University","ror":"https://ror.org/032jk8892","country_code":"IN","type":"education","lineage":["https://openalex.org/I932239252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K. Sathishkumar","raw_affiliation_strings":["VLSI Design, SASTRA University, Thanjavur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design, SASTRA University, Thanjavur, India","institution_ids":["https://openalex.org/I932239252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030981643","display_name":"B. Sakthibharathi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I932239252","display_name":"SASTRA University","ror":"https://ror.org/032jk8892","country_code":"IN","type":"education","lineage":["https://openalex.org/I932239252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. Sakthibharathi","raw_affiliation_strings":["VLSI Design, SASTRA University, Thanjavur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design, SASTRA University, Thanjavur, India","institution_ids":["https://openalex.org/I932239252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011924450","display_name":"S. Saravanan","orcid":"https://orcid.org/0000-0001-6528-2481","observed_orcids":["https://orcid.org/0000-0001-6528-2481"]},"institutions":[{"id":"https://openalex.org/I932239252","display_name":"SASTRA University","ror":"https://ror.org/032jk8892","country_code":"IN","type":"education","lineage":["https://openalex.org/I932239252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Saravanan","raw_affiliation_strings":["SASTRA University, Thanjavur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SASTRA University, Thanjavur, India","institution_ids":["https://openalex.org/I932239252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112422428","display_name":"R. Vijaysai","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I932239252","display_name":"SASTRA University","ror":"https://ror.org/032jk8892","country_code":"IN","type":"education","lineage":["https://openalex.org/I932239252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Vijaysai","raw_affiliation_strings":["SASTRA University, Thanjavur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SASTRA University, Thanjavur, India","institution_ids":["https://openalex.org/I932239252"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I932239252"],"apc_list":null,"apc_paid":null,"fwci":1.6306,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.79366895,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7440999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7440999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.22619999945163727,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.013700000010430813,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-bit-flip-flops","display_name":"multi-bit flip-flops","score":0.9890000224113464},{"id":"https://openalex.org/keywords/timing-optimization","display_name":"timing optimization","score":0.7139999866485596},{"id":"https://openalex.org/keywords/shift-registers","display_name":"shift registers","score":0.7059999704360962},{"id":"https://openalex.org/keywords/clock-buffers","display_name":"clock buffers","score":0.6790000200271606},{"id":"https://openalex.org/keywords/gate-delay","display_name":"gate delay","score":0.9200000166893005},{"id":"https://openalex.org/keywords/reduction-of-area","display_name":"area reduction","score":0.5649999976158142},{"id":"https://openalex.org/keywords/xilinx-virtex-5","display_name":"Xilinx Virtex-5","score":0.8149999976158142}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8500340580940247},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7090574502944946},{"id":"https://openalex.org/C197129107","wikidata":"https://www.wikidata.org/wiki/Q1921621","display_name":"Merge (version control)","level":2,"score":0.4743453562259674},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.45465967059135437},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.45291540026664734},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.4391126036643982},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3895114064216614},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3246649503707886},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3204963803291321},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3093932569026947},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2563910186290741},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14281439781188965},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.12927833199501038},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.12474334239959717},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.12448534369468689},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09122231602668762},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccci.2013.6466259","doi":"https://doi.org/10.1109/iccci.2013.6466259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccci.2013.6466259","pdf_url":null,"source":{"id":"https://openalex.org/S4363607882","display_name":"International Conference on Computer Communication and Informatics (ICCCI)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Computer Communication and Informatics","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1766401977","https://openalex.org/W1994660004","https://openalex.org/W2041532085","https://openalex.org/W2045126007","https://openalex.org/W2067030827","https://openalex.org/W2073039296","https://openalex.org/W2081873260","https://openalex.org/W2109195618","https://openalex.org/W2112431253"],"related_works":["https://openalex.org/W2182721113","https://openalex.org/W7128784437","https://openalex.org/W4391183367","https://openalex.org/W1987577070","https://openalex.org/W2801441230","https://openalex.org/W4389252360","https://openalex.org/W4411725561","https://openalex.org/W4206138557","https://openalex.org/W2018365691","https://openalex.org/W4312121166"],"abstract_inverted_index":{"Timing":[0],"Optimization":[1],"is":[2,68,77,94],"one":[3,63],"of":[4,9,30,45,64,111,125,130],"the":[5,10,13,43,54,65,71,108],"most":[6],"important":[7],"objectives":[8],"designer":[11,31],"in":[12,116,123],"Modern":[14],"VLSI":[15],"world.":[16],"Memory":[17],"elements":[18,29],"play":[19],"a":[20],"vital":[21],"role":[22],"on":[23],"Digital":[24],"World.":[25],"The":[26,74],"basic":[27],"memory":[28],"considerations":[32],"are":[33],"Latch":[34],"and":[35,49,83,101,114,137],"flip":[36],"flop.":[37],"In":[38],"this":[39],"paper,":[40],"we":[41],"analyze":[42],"design":[44],"Single-bit":[46],"Flipflop":[47],"(SBFF)":[48,100],"made":[50],"performance":[51,62,110],"comparison":[52],"over":[53],"Multi-bit":[55,75],"Flip-flop":[56,76],"(MBFF).":[57,104],"For":[58],"improving":[59],"Flip":[60],"flop":[61],"promising":[66],"way":[67],"to":[69],"merge":[70],"clock":[72,81,135],"pulse.":[73],"designed":[78,95],"by":[79],"single":[80],"pulse":[82],"achieves":[84],"same":[85],"functionality":[86],"like":[87],"two":[88],"single-bit":[89],"Flip-flop.":[90],"A":[91],"shift":[92],"register":[93],"using":[96],"both":[97,112],"Single-Bit":[98],"Flip-Flop":[99,103,127],"Multi-Bit":[102,126],"This":[105],"paper":[106],"analyzes":[107],"timing":[109],"SBFF":[113],"MBFF":[115],"Xilinx":[117],"Virtex-5":[118],"family":[119],"(XC5VLX50).":[120],"These":[121],"results":[122],"favor":[124],"as":[128,134],"reduction":[129],"Clock":[131],"network":[132],"such":[133],"buffer":[136],"gate":[138],"delay.":[139]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2016-06-24T00:00:00"}