{"id":"https://openalex.org/W2082333700","doi":"https://doi.org/10.1109/31.44346","title":"Array architectures for block matching algorithms","display_name":"Array architectures for block matching algorithms","publication_year":1989,"publication_date":"1989-01-01","ids":{"openalex":"https://openalex.org/W2082333700","doi":"https://doi.org/10.1109/31.44346","mag":"2082333700"},"language":"en","primary_location":{"id":"doi:10.1109/31.44346","doi":"https://doi.org/10.1109/31.44346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/31.44346","pdf_url":null,"source":{"id":"https://openalex.org/S185806230","display_name":"IEEE Transactions on Circuits and Systems","issn_l":"0098-4094","issn":["0098-4094","1558-1276"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080722215","display_name":"T. Komarek","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Komarek","raw_affiliation_strings":["Institut f\u00fcr Theoretische Nachrichtentechnik und Informationsverarbeitung, Universit\u00e4t Hannover, Hanover, Germany","Inst. fuer Theor. Nachrichtentech. und Inf., Hannover Univ., West Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Theoretische Nachrichtentechnik und Informationsverarbeitung, Universit\u00e4t Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Inst. fuer Theor. Nachrichtentech. und Inf., Hannover Univ., West Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050808949","display_name":"P. Pirsch","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"P. Pirsch","raw_affiliation_strings":["Institut f\u00fcr Theoretische Nachrichtentechnik und Informationsverarbeitung, Universit\u00e4t Hannover, Hanover, Germany","Inst. fuer Theor. Nachrichtentech. und Inf., Hannover Univ., West Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Theoretische Nachrichtentechnik und Informationsverarbeitung, Universit\u00e4t Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Inst. fuer Theor. Nachrichtentech. und Inf., Hannover Univ., West Germany","institution_ids":["https://openalex.org/I114112103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I114112103"],"apc_list":null,"apc_paid":null,"fwci":8.9008,"has_fulltext":false,"cited_by_count":329,"citation_normalized_percentile":{"value":0.9763695,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":98},"biblio":{"volume":"36","issue":"10","first_page":"1301","last_page":"1308"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9218999743461609,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9218999743461609,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.00839999970048666,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0071000000461936,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/block-matching","display_name":"block matching","score":0.8429999947547913},{"id":"https://openalex.org/keywords/systolic-arrays","display_name":"systolic arrays","score":0.7319999933242798},{"id":"https://openalex.org/keywords/vlsi-architecture","display_name":"VLSI architecture","score":0.906000018119812},{"id":"https://openalex.org/keywords/video-motion-estimation","display_name":"video motion estimation","score":0.5590000152587891},{"id":"https://openalex.org/keywords/real-time-video-processing","display_name":"real-time video processing","score":0.9269999861717224}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7049712538719177},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6780742406845093},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6638647317886353},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.6227882504463196},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.601288378238678},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5887808203697205},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5718691349029541},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.549027681350708},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5456169843673706},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45409339666366577},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4252583682537079},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.262622207403183},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.236977219581604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1559094786643982},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15283355116844177},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11412176489830017},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08516380190849304},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/31.44346","doi":"https://doi.org/10.1109/31.44346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/31.44346","pdf_url":null,"source":{"id":"https://openalex.org/S185806230","display_name":"IEEE Transactions on Circuits and Systems","issn_l":"0098-4094","issn":["0098-4094","1558-1276"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1581523596","https://openalex.org/W1990288833","https://openalex.org/W2020182573","https://openalex.org/W2045182383","https://openalex.org/W2057464253","https://openalex.org/W2078699903","https://openalex.org/W2116449393","https://openalex.org/W6662090962"],"related_works":["https://openalex.org/W1481322628","https://openalex.org/W162664841","https://openalex.org/W2168671616","https://openalex.org/W1558165182","https://openalex.org/W2102718208","https://openalex.org/W2105065484","https://openalex.org/W2081698820","https://openalex.org/W2113304926","https://openalex.org/W2129861788","https://openalex.org/W2016600418"],"abstract_inverted_index":{"A":[0,14],"description":[1],"is":[2],"given":[3],"of":[4,30,40,57],"VLSI":[5],"architectures":[6,42],"for":[7,54],"block-matching":[8],"algorithms":[9],"utilizing":[10],"systolic":[11,34],"array":[12,24],"processors.":[13],"well-known":[15],"mapping":[16],"procedure":[17],"has":[18],"been":[19,61],"applied":[20],"to":[21],"derive":[22],"the":[23,27,41],"processors":[25],"from":[26],"algorithm.":[28],"Examples":[29],"two-":[31],"and":[32,48],"one-dimensional":[33],"arrays":[35],"are":[36],"presented.":[37],"The":[38],"transistor-count":[39],"using":[43],"presently":[44],"available":[45],"CMOS":[46],"technology":[47],"their":[49],"maximum":[50],"processable":[51],"frame":[52],"rates":[53],"real-time":[55],"computation":[56],"video":[58],"signals":[59],"have":[60],"estimated.>":[62]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":5}],"updated_date":"2026-11-12T12:28:57.059296","created_date":"2016-06-24T00:00:00"}