{"id":"https://openalex.org/W2081379617","doi":"https://doi.org/10.1145/1283780.1283790","title":"Analysis of dynamic voltage/frequency scaling in chip-multiprocessors","display_name":"Analysis of dynamic voltage/frequency scaling in chip-multiprocessors","publication_year":2007,"publication_date":"2007-08-27","ids":{"openalex":"https://openalex.org/W2081379617","doi":"https://doi.org/10.1145/1283780.1283790","mag":"2081379617"},"language":"en","primary_location":{"id":"doi:10.1145/1283780.1283790","doi":"https://doi.org/10.1145/1283780.1283790","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1283780.1283790","pdf_url":null,"source":{"id":"https://openalex.org/S4363608740","display_name":"International Symposium on Low Power Electronics and Design (ISLPED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Low power electronics and design","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030841759","display_name":"Sebastian Herbert","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sebastian Herbert","raw_affiliation_strings":["Carnegie Mellon University","Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065985595","display_name":"Diana Marculescu","orcid":"https://orcid.org/0000-0002-5734-4221","observed_orcids":["https://orcid.org/0000-0002-5734-4221"]},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Diana Marculescu","raw_affiliation_strings":["Carnegie Mellon University","Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":12.7238,"has_fulltext":false,"cited_by_count":373,"citation_normalized_percentile":{"value":0.99521616,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"38","last_page":"43"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.006500000134110451,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.0010000000474974513,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dynamic-voltage-and-frequency-scaling","display_name":"dynamic voltage and frequency scaling","score":0.9940000176429749},{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"multi-core processors","score":0.9789999723434448},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.8690000176429749},{"id":"https://openalex.org/keywords/voltage-frequency-islands","display_name":"voltage-frequency islands","score":0.9710000157356262},{"id":"https://openalex.org/keywords/multi-threaded-workloads","display_name":"multi-threaded workloads","score":0.8289999961853027},{"id":"https://openalex.org/keywords/processor-partitioning","display_name":"processor partitioning","score":0.7429999709129333}],"concepts":[{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.7663066387176514},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5897232890129089},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.584223210811615},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5756627917289734},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.481456458568573},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.45990487933158875},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33422160148620605},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24965065717697144},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10831597447395325},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10429096221923828},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1283780.1283790","doi":"https://doi.org/10.1145/1283780.1283790","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1283780.1283790","pdf_url":null,"source":{"id":"https://openalex.org/S4363608740","display_name":"International Symposium on Low Power Electronics and Design (ISLPED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Low power electronics and design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.126.396","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.126.396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.cmu.edu/~sherbert/docs/islped_2007.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.68.8126","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.68.8126","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.cmu.edu/~dianam/conferences/islped07.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1558805549","https://openalex.org/W2045435077","https://openalex.org/W2053794660","https://openalex.org/W2079186079","https://openalex.org/W2086202544","https://openalex.org/W2096864363","https://openalex.org/W2101360724","https://openalex.org/W2102727118","https://openalex.org/W2110461774","https://openalex.org/W2114421447","https://openalex.org/W2117299787","https://openalex.org/W2131507936","https://openalex.org/W2132484797","https://openalex.org/W2141242940","https://openalex.org/W2154857344"],"related_works":["https://openalex.org/W2032927936","https://openalex.org/W2132484797","https://openalex.org/W2139893873","https://openalex.org/W2064187704","https://openalex.org/W2407590042","https://openalex.org/W2105042513","https://openalex.org/W2524112932","https://openalex.org/W7028381115","https://openalex.org/W2083059234","https://openalex.org/W2123783696"],"abstract_inverted_index":{"Fine-grained":[0],"dynamic":[1],"voltage/frequency":[2,51],"scaling":[3],"(DVFS)":[4],"demonstrates":[5],"great":[6],"promise":[7],"for":[8,22,69],"improving":[9],"the":[10,31,35,46,63,73,79,91],"energy-efficiency":[11],"of":[12,37,67,81,93],"chip-multiprocessors":[13],"(CMPs),":[14],"which":[15,45],"have":[16],"emerged":[17],"as":[18],"a":[19],"popular":[20],"way":[21],"designers":[23],"to":[24,72,89],"exploit":[25],"growing":[26],"transistor":[27],"budgets.":[28],"We":[29,54],"examine":[30],"tradeoffs":[32],"involved":[33],"in":[34],"choice":[36],"both":[38],"DVFS":[39,68,83],"control":[40],"scheme":[41],"and":[42,59],"method":[43],"by":[44],"processor":[47],"is":[48],"partitioned":[49],"into":[50],"islands":[52],"(VFIs).":[53],"simulate":[55],"real":[56],"multithreaded":[57],"commercial":[58],"scientific":[60],"workloads,":[61],"demonstrating":[62],"large":[64,87],"real-world":[65],"potential":[66],"CMPs.":[70],"Contrary":[71],"conventional":[74],"wisdom,":[75],"we":[76],"find":[77],"that":[78],"benefits":[80],"per-core":[82],"are":[84],"not":[85],"necessarily":[86],"enough":[88],"overcome":[90],"complexity":[92],"having":[94],"many":[95],"independent":[96],"VFIs":[97],"per":[98],"chip.":[99]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":15},{"year":2019,"cited_by_count":18},{"year":2018,"cited_by_count":21},{"year":2017,"cited_by_count":25},{"year":2016,"cited_by_count":31},{"year":2015,"cited_by_count":28},{"year":2014,"cited_by_count":30},{"year":2013,"cited_by_count":31},{"year":2012,"cited_by_count":34}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}