{"id":"https://openalex.org/W2074881995","doi":"https://doi.org/10.1109/tc.1981.1675846","title":"Stored State Asynchronous Sequential Circuits","display_name":"Stored State Asynchronous Sequential Circuits","publication_year":1981,"publication_date":"1981-08-01","ids":{"openalex":"https://openalex.org/W2074881995","doi":"https://doi.org/10.1109/tc.1981.1675846","mag":"2074881995"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1981.1675846","doi":"https://doi.org/10.1109/tc.1981.1675846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1981.1675846","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112047069","display_name":"Hayes","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hayes","raw_affiliation_strings":["Department of Computer Science, University of Utah"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Utah","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5112047069"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.6814,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.83965105,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"C-30","issue":"8","first_page":"596","last_page":"600"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9320999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9320999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11567","display_name":"semigroups and automata theory","score":0.03720000013709068,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.01080000028014183,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-sequential-circuits","display_name":"asynchronous sequential circuits","score":0.9860000014305115},{"id":"https://openalex.org/keywords/synchronous-sequential-circuits","display_name":"synchronous sequential circuits","score":0.7829999923706055},{"id":"https://openalex.org/keywords/hazards","display_name":"hazards","score":0.671999990940094},{"id":"https://openalex.org/keywords/circuit-design","display_name":"circuit design","score":0.593999981880188}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8971415758132935},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7696444392204285},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.7634591460227966},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7540119886398315},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6973333954811096},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.6206029653549194},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4898194968700409},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4305896759033203},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3545387089252472},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32262998819351196},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.26504963636398315},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24298208951950073},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.21541151404380798},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12072023749351501},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09022307395935059},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08444929122924805},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08043640851974487}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1981.1675846","doi":"https://doi.org/10.1109/tc.1981.1675846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1981.1675846","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1500142795","https://openalex.org/W1666015432","https://openalex.org/W1983448992","https://openalex.org/W2005620514","https://openalex.org/W2033724727","https://openalex.org/W2061152750","https://openalex.org/W2062857500","https://openalex.org/W2089904802","https://openalex.org/W2135651802","https://openalex.org/W2150664038","https://openalex.org/W2315905328","https://openalex.org/W2970264471","https://openalex.org/W3177082579"],"related_works":["https://openalex.org/W2137589238","https://openalex.org/W2747581809","https://openalex.org/W2025725929","https://openalex.org/W4238758474","https://openalex.org/W4249678867","https://openalex.org/W2062857500","https://openalex.org/W2520725373","https://openalex.org/W4245315569","https://openalex.org/W6888949302","https://openalex.org/W2014918183"],"abstract_inverted_index":{"A":[0],"method":[1,17,23],"is":[2],"described":[3],"for":[4,18,42],"realizing":[5],"asynchronous":[6,29],"sequential":[7,20,30],"circuits":[8],"in":[9],"a":[10],"manner":[11],"analogous":[12],"to":[13],"the":[14,25,40],"stored":[15],"state":[16],"synchronous":[19],"circuits.":[21],"The":[22],"simplifies":[24],"process":[26],"of":[27,34],"constructing":[28],"circuits,":[31],"allows":[32],"utilization":[33],"existing":[35],"MSI":[36],"parts,":[37],"and":[38],"avoids":[39],"necessity":[41],"concern":[43],"with":[44],"races":[45],"or":[46],"hazards.":[47]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2016-06-24T00:00:00"}