{"id":"https://openalex.org/W2073623973","doi":"https://doi.org/10.1109/indicon.2014.7030531","title":"Energy efficient implementation of 16-Bit ALU using block enabled clock gating technique","display_name":"Energy efficient implementation of 16-Bit ALU using block enabled clock gating technique","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2073623973","doi":"https://doi.org/10.1109/indicon.2014.7030531","mag":"2073623973"},"language":"en","primary_location":{"id":"doi:10.1109/indicon.2014.7030531","doi":"https://doi.org/10.1109/indicon.2014.7030531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/indicon.2014.7030531","pdf_url":null,"source":{"id":"https://openalex.org/S4306418634","display_name":"IEEE India Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Annual IEEE India Conference (INDICON)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072145655","display_name":"Roopa R. Kulkarni","orcid":"https://orcid.org/0000-0002-8953-7853","observed_orcids":["https://orcid.org/0000-0002-8953-7853","https://orcid.org/0000-0002-2830-5274"]},"institutions":[{"id":"https://openalex.org/I4400573169","display_name":"KLS Gogte Institute of Technology","ror":"https://ror.org/04ytecw04","country_code":"IN","type":"education","lineage":["https://openalex.org/I4400573169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Roopa Kulkarni","raw_affiliation_strings":["Department of Electronics and Communication Engg, KLS Gogte Institute of Technology, Belgaum, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engg, KLS Gogte Institute of Technology, Belgaum, Karnataka, India","institution_ids":["https://openalex.org/I4400573169"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108564396","display_name":"S. Y. Kulkarni","orcid":"https://orcid.org/0009-0005-4836-7471","observed_orcids":["https://orcid.org/0009-0005-4836-7471"]},"institutions":[{"id":"https://openalex.org/I4405255153","display_name":"Ramaiah Institute of Technology","ror":"https://ror.org/02nyr4y94","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405255153"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S.Y. Kulkarni","raw_affiliation_strings":["M. S. Ramahai Institute of Technology, Bangalore, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"M. S. Ramahai Institute of Technology, Bangalore, Karnataka, India","institution_ids":["https://openalex.org/I4405255153"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6044,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.79051434,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0027000000700354576,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"clock gating","score":0.9369999766349792},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.7870000004768372},{"id":"https://openalex.org/keywords/dynamic-power-reduction","display_name":"dynamic power reduction","score":0.7710000276565552},{"id":"https://openalex.org/keywords/clock-power-reduction","display_name":"clock power reduction","score":0.6480000019073486},{"id":"https://openalex.org/keywords/demultiplexer","display_name":"demultiplexer","score":0.625},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"arithmetic logic unit","score":0.7009999752044678},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.7379999756813049},{"id":"https://openalex.org/keywords/spartan-6","display_name":"Spartan-6","score":0.7760000228881836},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"frequency scaling","score":0.4189999997615814}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9026685357093811},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6749032735824585},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5458410978317261},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5325713753700256},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5316771864891052},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5193977952003479},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5181235671043396},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.4549344480037689},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4544317424297333},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4503265619277954},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4412010610103607},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4371764659881592},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4108167588710785},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37882933020591736},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.36565905809402466},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3387356400489807},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3283786177635193},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20532017946243286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20463991165161133},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.14332956075668335},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10859689116477966},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.09741699695587158},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/indicon.2014.7030531","doi":"https://doi.org/10.1109/indicon.2014.7030531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/indicon.2014.7030531","pdf_url":null,"source":{"id":"https://openalex.org/S4306418634","display_name":"IEEE India Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Annual IEEE India Conference (INDICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4943999946117401}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2014046603","https://openalex.org/W2033721616","https://openalex.org/W2044525745","https://openalex.org/W2076941902","https://openalex.org/W2123714662","https://openalex.org/W2150221649"],"related_works":["https://openalex.org/W2546181228","https://openalex.org/W3016097573","https://openalex.org/W1972953980","https://openalex.org/W2332584831","https://openalex.org/W2587737928","https://openalex.org/W2014046603","https://openalex.org/W4311325189","https://openalex.org/W7099063562","https://openalex.org/W2960456644","https://openalex.org/W2428647142"],"abstract_inverted_index":{"The":[0,106,123,153,167,188],"need":[1],"to":[2,84,165,194],"design":[3,58,124,154,196],"and":[4,8,22,68,103,133,169,214],"develop":[5],"high":[6,9,180],"performance":[7,30],"speed":[10],"VLSI":[11],"systems":[12],"such":[13,39],"as":[14,110],"NOCs":[15],"in":[16,20,229],"networking":[17],"or":[18],"SOCs":[19],"communication":[21],"computing":[23],"has":[24,185],"shifted":[25],"the":[26,33,42,45,55,78,89,92,114,119,182,186,195,201,226],"focus":[27],"from":[28,163],"traditional":[29],"parameters":[31],"towards":[32],"analysis":[34,145],"of":[35,47,51,72,113,161,209,217],"power":[36,43,57,63,129,171,203],"consumption.":[37],"In":[38,75,88],"devices":[40],"managing":[41],"among":[44],"domains":[46],"a":[48,85,111,140,158],"system":[49],"is":[50,82,94,108,121,125,146,155,173,198,204,224],"real":[52],"concern.":[53],"Hence,":[54],"low":[56],"techniques":[59],"namely:":[60,100],"clock":[61,79,120,189,202],"gating,":[62,64],"dynamic":[65,170],"voltage":[66],"scaling":[67,70],"frequency":[69,181],"are":[71],"most":[73],"important.":[74],"this":[76,90],"paper":[77],"gating":[80,190],"technique":[81,191],"applied":[83,193],"16-bit":[86],"ALU.":[87],"work":[91],"ALU":[93],"divided":[95],"into":[96],"two":[97],"functional":[98,115],"units":[99],"Arithmetic":[101],"unit":[102,116],"Logical":[104],"Unit.":[105],"demultiplexer":[107],"used":[109],"selector":[112],"for":[117,157,175,179,211,219],"which":[118],"applied.":[122],"simulated":[126],"using":[127,135,149],"QuestaSim":[128],"aware":[130],"simulator,":[131],"implemented":[132],"synthesized":[134],"Precision":[136],"synthesis":[137],"tool":[138],"on":[139],"Spartan":[141],"6":[142],"FPGA.":[143],"Power":[144],"carried":[147],"out":[148],"Xilinx":[150],"XPower":[151],"analyzer.":[152],"tested":[156],"wide":[159],"band":[160],"frequencies":[162,177,213],"1MHz":[164],"5000MHz.":[166],"Clock":[168],"reduction":[172,223],"observed":[174,199],"lower":[176,212],"but":[178],"target":[183],"device":[184],"limitation.":[187],"when":[192],"it":[197],"that":[200],"reduced":[205],"by":[206,231],"an":[207,215],"average":[208,216],"70%":[210],"30%":[218],"higher":[220],"frequencies.":[221],"This":[222],"at":[225],"cost":[227],"increase":[228],"area":[230],"2%.":[232]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2016-06-24T00:00:00"}