{"id":"https://openalex.org/W2072390380","doi":"https://doi.org/10.1109/ecs.2014.6892770","title":"Implementation of clock gating technique and performing power analysis for processor engine (ALU) in network processors","display_name":"Implementation of clock gating technique and performing power analysis for processor engine (ALU) in network processors","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W2072390380","doi":"https://doi.org/10.1109/ecs.2014.6892770","mag":"2072390380"},"language":"en","primary_location":{"id":"doi:10.1109/ecs.2014.6892770","doi":"https://doi.org/10.1109/ecs.2014.6892770","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecs.2014.6892770","pdf_url":null,"source":{"id":"https://openalex.org/S4306497911","display_name":"International Conference on Electronics and Communication Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Electronics and Communication Systems (ICECS)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072145655","display_name":"Roopa R. Kulkarni","orcid":"https://orcid.org/0000-0002-8953-7853","observed_orcids":["https://orcid.org/0000-0002-8953-7853","https://orcid.org/0000-0002-2830-5274"]},"institutions":[{"id":"https://openalex.org/I4400573169","display_name":"KLS Gogte Institute of Technology","ror":"https://ror.org/04ytecw04","country_code":"IN","type":"education","lineage":["https://openalex.org/I4400573169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Roopa Kulkarni","raw_affiliation_strings":["Department of electronics and Communication Engg, KLS Gogte Institute of Technology, Belgaum, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of electronics and Communication Engg, KLS Gogte Institute of Technology, Belgaum, Karnataka, India","institution_ids":["https://openalex.org/I4400573169"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108564396","display_name":"S. Y. Kulkarni","orcid":"https://orcid.org/0009-0005-4836-7471","observed_orcids":["https://orcid.org/0009-0005-4836-7471"]},"institutions":[{"id":"https://openalex.org/I4405255153","display_name":"Ramaiah Institute of Technology","ror":"https://ror.org/02nyr4y94","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405255153"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Y. Kulkarni","raw_affiliation_strings":["M. S. Ramahai Institute of Technology, Bangalore, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"M. S. Ramahai Institute of Technology, Bangalore, Karnataka, India","institution_ids":["https://openalex.org/I4405255153"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8022,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.60358692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9297000169754028,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9297000169754028,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0340999998152256,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.012299999594688416,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"clock gating","score":1.0},{"id":"https://openalex.org/keywords/power-dissipation","display_name":"power dissipation","score":0.75},{"id":"https://openalex.org/keywords/network-processors","display_name":"network processors","score":0.8619999885559082},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"arithmetic logic unit","score":0.828000009059906},{"id":"https://openalex.org/keywords/clock-power-reduction","display_name":"clock power reduction","score":0.6110000014305115},{"id":"https://openalex.org/keywords/dynamic-power","display_name":"dynamic power","score":0.9319999814033508},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.4180000126361847}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8666332960128784},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6595072746276855},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6588956117630005},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5894895195960999},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5768506526947021},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5535302758216858},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.552477240562439},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5183954834938049},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4757925271987915},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4714166820049286},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46573320031166077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42505234479904175},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42288118600845337},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39961281418800354},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2760133147239685},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.26529455184936523},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24047383666038513},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18843665719032288},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.08156168460845947},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecs.2014.6892770","doi":"https://doi.org/10.1109/ecs.2014.6892770","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecs.2014.6892770","pdf_url":null,"source":{"id":"https://openalex.org/S4306497911","display_name":"International Conference on Electronics and Communication Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Electronics and Communication Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2014046603","https://openalex.org/W2033721616","https://openalex.org/W2044525745","https://openalex.org/W2076941902","https://openalex.org/W2089258895","https://openalex.org/W2123714662","https://openalex.org/W2150221649"],"related_works":["https://openalex.org/W2546181228","https://openalex.org/W2073623973","https://openalex.org/W2590050159","https://openalex.org/W3016097573","https://openalex.org/W1972953980","https://openalex.org/W2587737928","https://openalex.org/W2428647142","https://openalex.org/W4311325189","https://openalex.org/W2150221649","https://openalex.org/W2045150135"],"abstract_inverted_index":{"Power":[0,145],"dissipation":[1,27],"is":[2,59,117,125,147,160,177],"a":[3,22,62,106,120,140],"bottleneck":[4],"in":[5,36,155],"the":[6,37,56,79,85,91,110,115,169,173],"design":[7,111,124,176],"of":[8,25,29,67,112],"high":[9,15,30,167],"speed":[10],"synchronous":[11],"systems":[12],"operating":[13],"at":[14,78],"frequency.":[16],"Thus,":[17],"clock":[18,86,92],"signals":[19,41],"have":[20],"been":[21],"great":[23],"source":[24],"power":[26,57,129,159,180],"because":[28],"frequency":[31,168],"and":[32,50,133,157,181],"heavy":[33],"packet":[34],"traffic":[35],"network":[38],"routers.":[39],"Clock":[40,156],"do":[42],"not":[43,74],"carry":[44],"any":[45],"information":[46],"used":[47,52],"for":[48,53,162,166,179],"computation":[49],"only":[51],"synchronization,":[54],"but,":[55],"dissipated":[58],"significant.":[60],"In":[61,102],"Network":[63],"Processor":[64],"(NP)":[65],"consisting":[66],"more":[68],"than":[69],"one":[70],"processing":[71],"elements":[72],"(PE),":[73],"all":[75],"are":[76],"functioning":[77],"same":[80],"time,":[81],"but":[82,165],"connected":[83],"to":[84,97,99,109,119],"signal":[87],"dissipate":[88],"power.":[89],"Hence,":[90],"gating":[93],"(CG)":[94],"technique":[95],"can":[96],"applied":[98,118],"these":[100],"PEs.":[101],"this":[103],"paper":[104],"as":[105],"initial":[107],"step":[108],"such":[113],"PEs":[114],"CG":[116],"16-bit":[121],"ALU.":[122],"The":[123,175],"simulated":[126],"using":[127,135,150],"QuestaSim":[128],"aware":[130],"simulator,":[131],"implemented":[132],"synthesized":[134],"Precision":[136],"synthesis":[137],"tool":[138],"on":[139],"45nm":[141],"Spartan":[142],"6":[143],"FPGA.":[144],"analysis":[146],"carried":[148],"out":[149],"Xilinx":[151],"XPower":[152],"analyzer.":[153],"Reduction":[154],"dynamic":[158],"observed":[161],"lower":[163],"frequencies":[164],"target":[170],"device":[171],"has":[172],"limitation.":[174],"optimized":[178],"area.":[182]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-10-27T15:51:10.671819","created_date":"2016-06-24T00:00:00"}