{"id":"https://openalex.org/W2069898567","doi":"https://doi.org/10.1145/360276.360346","title":"Run-Time defect tolerance using JBits","display_name":"Run-Time defect tolerance using JBits","publication_year":2001,"publication_date":"2001-02-01","ids":{"openalex":"https://openalex.org/W2069898567","doi":"https://doi.org/10.1145/360276.360346","mag":"2069898567"},"language":"en","primary_location":{"id":"doi:10.1145/360276.360346","doi":"https://doi.org/10.1145/360276.360346","is_oa":false,"landing_page_url":"https://doi.org/10.1145/360276.360346","pdf_url":null,"source":{"id":"https://openalex.org/S7407087960","display_name":"ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000693480","display_name":"Prasanna Sundararajan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prasanna Sundararajan","raw_affiliation_strings":["Xilinx Inc., 2100 Logic Drive, San Jose, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx Inc., 2100 Logic Drive, San Jose, California","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112054275","display_name":"Steven A. Guccione","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven A. Guccione","raw_affiliation_strings":["Xilinx Inc., 2100 Logic Drive, San Jose, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx Inc., 2100 Logic Drive, San Jose, California","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":2.5955,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.89494965,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"198"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.5062999725341797,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.5062999725341797,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.25290000438690186,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.08479999750852585,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/defect-tolerance","display_name":"defect tolerance","score":0.8309999704360962},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.7070000171661377},{"id":"https://openalex.org/keywords/dynamic-reconfiguration","display_name":"dynamic reconfiguration","score":0.9259999990463257},{"id":"https://openalex.org/keywords/production-yield","display_name":"production yield","score":0.5400000214576721},{"id":"https://openalex.org/keywords/xilinx","display_name":"Xilinx","score":0.578000009059906}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8211529850959778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7175726890563965},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6756421327590942},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6547265648841858},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5146966576576233},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5111110806465149},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4791228771209717},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44420191645622253},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4344739615917206},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35985368490219116},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2922143042087555},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2140958309173584},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15505486726760864},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1423514485359192},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/360276.360346","doi":"https://doi.org/10.1145/360276.360346","is_oa":false,"landing_page_url":"https://doi.org/10.1145/360276.360346","pdf_url":null,"source":{"id":"https://openalex.org/S7407087960","display_name":"ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5378999710083008,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W146906408","https://openalex.org/W1492200690","https://openalex.org/W1507071772","https://openalex.org/W1568306725","https://openalex.org/W1905355278","https://openalex.org/W2005277028","https://openalex.org/W2034034477","https://openalex.org/W2110864115","https://openalex.org/W2116775565","https://openalex.org/W2120295190","https://openalex.org/W2135660453","https://openalex.org/W2136629399","https://openalex.org/W2492361028"],"related_works":["https://openalex.org/W2124005892","https://openalex.org/W2084986771","https://openalex.org/W7095904995","https://openalex.org/W2335371960","https://openalex.org/W2142139702","https://openalex.org/W7097036344","https://openalex.org/W4392336769","https://openalex.org/W2146240197","https://openalex.org/W2142408629","https://openalex.org/W2121242826"],"abstract_inverted_index":{"The":[0],"ability":[1],"to":[2,24,33,37,54,66,71,76,92],"tolerate":[3],"defects":[4],"in":[5,140,156],"semiconductor":[6],"devices":[7,16,31],"has":[8,48],"the":[9,101,108,141],"potential":[10],"for":[11,62,84,130,153],"both":[12],"increasing":[13],"yields":[14],"of":[15,43,143],"being":[17],"manufactured":[18],"and":[19,46,105,137],"making":[20],"it":[21],"economically":[22],"feasible":[23],"manufacture":[25],"even":[26],"larger":[27],"devices.":[28],"While":[29],"FPGA":[30],"appear":[32],"be":[34,135],"well":[35],"suited":[36],"providing":[38,85],"defect":[39,59,86,113],"tolerance,":[40],"practical":[41,154],"application":[42],"existing":[44,58],"research":[45],"techniques":[47,61],"been":[49],"somewhat":[50],"elusive.":[51],"One":[52],"barrier":[53],"acceptance":[55],"is":[56],"that":[57],"tolerance":[60,87,114],"FPGAs":[63],"have":[64],"tended":[65],"rely":[67],"on":[68],"either":[69],"modifications":[70,75],"device":[72,93],"architectures":[73],"or":[74,95],"design":[77],"tools.":[78,97],"We":[79],"describe":[80],"a":[81,123,151],"software-based":[82],"technique":[83],"which":[88],"requires":[89],"neither":[90],"changes":[91],"hardware":[94],"software":[96],"This":[98,146],"approach":[99,125],"uses":[100],"Xilinx":[102],"JBits$^{(tm)}$":[103],"toolkit":[104],"operates":[106],"at":[107],"core":[109,117],"library":[110,118],"level.":[111],"Addressing":[112],"locally":[115],"using":[116],"elements":[119],"rather":[120],"than":[121],"taking":[122],"global":[124],"helps":[126],"provide":[127],"direct":[128],"support":[129],"run-time":[131],"reconfiguration.":[132],"Circuits":[133],"may":[134],"configured":[136],"reconfigured":[138],"rapidly":[139],"presence":[142],"these":[144],"defects.":[145],"rapid":[147],"configuration":[148],"also":[149],"provides":[150],"path":[152],"use":[155],"more":[157],"traditional":[158],"manufacturing":[159],"environments.":[160]},"counts_by_year":[],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}