{"id":"https://openalex.org/W2068630273","doi":"https://doi.org/10.1109/isms.2013.22","title":"Novel Method of Digital Clock Frequency Multiplication and Division Using Floating Point Arithmetic","display_name":"Novel Method of Digital Clock Frequency Multiplication and Division Using Floating Point Arithmetic","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2068630273","doi":"https://doi.org/10.1109/isms.2013.22","mag":"2068630273"},"language":"en","primary_location":{"id":"doi:10.1109/isms.2013.22","doi":"https://doi.org/10.1109/isms.2013.22","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isms.2013.22","pdf_url":null,"source":{"id":"https://openalex.org/S4306419610","display_name":"International Conference on Intelligent Systems, Modelling and Simulation","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 4th International Conference on Intelligent Systems, Modelling and Simulation","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086957467","display_name":"S. Chidambaram","orcid":"https://orcid.org/0000-0003-1595-3763","observed_orcids":["https://orcid.org/0000-0003-1595-3763"]},"institutions":[{"id":"https://openalex.org/I164861460","display_name":"Manipal Academy of Higher Education","ror":"https://ror.org/02xzytt36","country_code":"IN","type":"education","lineage":["https://openalex.org/I164861460"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Chidambaram","raw_affiliation_strings":["Manipal Centre for Information Science, Manipal University, Manipal, India","Manipal Centre for Information Science, Manipal University, Manipal, India#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Manipal Centre for Information Science, Manipal University, Manipal, India","institution_ids":["https://openalex.org/I164861460"]},{"raw_affiliation_string":"Manipal Centre for Information Science, Manipal University, Manipal, India#TAB#","institution_ids":["https://openalex.org/I164861460"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110493780","display_name":"V.S. Chaitanya","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I164861460","display_name":"Manipal Academy of Higher Education","ror":"https://ror.org/02xzytt36","country_code":"IN","type":"education","lineage":["https://openalex.org/I164861460"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. S. Chaitanya","raw_affiliation_strings":["Manipal Centre for Information Science, Manipal University, Manipal, India","Manipal Centre for Information Science, Manipal University, Manipal, India#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Manipal Centre for Information Science, Manipal University, Manipal, India","institution_ids":["https://openalex.org/I164861460"]},{"raw_affiliation_string":"Manipal Centre for Information Science, Manipal University, Manipal, India#TAB#","institution_ids":["https://openalex.org/I164861460"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I164861460"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"592","last_page":"595"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.004100000020116568,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.002899999963119626,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floating-point-arithmetic","display_name":"floating-point arithmetic","score":0.8980000019073486},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"frequency synthesizer","score":0.6669999957084656},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.9089999794960022},{"id":"https://openalex.org/keywords/65-nm-cmos","display_name":"65 nm CMOS","score":0.8450000286102295},{"id":"https://openalex.org/keywords/frequency-error","display_name":"frequency error","score":0.4059999883174896}],"concepts":[{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.706649899482727},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6342581510543823},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6023443937301636},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5832376480102539},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5550091862678528},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5407168865203857},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5323629379272461},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.46645158529281616},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4651663601398468},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.45804306864738464},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.45734262466430664},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4370593726634979},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.4242146611213684},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4230576157569885},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.39624202251434326},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3571844696998596},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28780966997146606},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19858455657958984},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1572703719139099},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15345028042793274},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09240174293518066},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isms.2013.22","doi":"https://doi.org/10.1109/isms.2013.22","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isms.2013.22","pdf_url":null,"source":{"id":"https://openalex.org/S4306419610","display_name":"International Conference on Intelligent Systems, Modelling and Simulation","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 4th International Conference on Intelligent Systems, Modelling and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W2021089016","https://openalex.org/W2107170344","https://openalex.org/W2119656753","https://openalex.org/W2150393515","https://openalex.org/W2171528701","https://openalex.org/W2204310803"],"related_works":["https://openalex.org/W7096362329","https://openalex.org/W2102669059","https://openalex.org/W2173916502","https://openalex.org/W2150393515","https://openalex.org/W1573302781","https://openalex.org/W2102155929","https://openalex.org/W4327971483","https://openalex.org/W2066128936","https://openalex.org/W2082822391","https://openalex.org/W2111787263"],"abstract_inverted_index":{"A":[0,37],"digital":[1],"clock":[2,14],"frequency":[3,18],"multiplier,":[4],"divisor":[5],"using":[6],"floating":[7],"point":[8],"arithmetic":[9],"which":[10],"generates":[11],"the":[12,47,52],"output":[13],"with":[15,77],"almost":[16],"zero":[17],"error":[19],"has":[20,25,41,58,74],"been":[21,42,59,75],"presented.":[22],"The":[23,56],"circuit":[24,53,57],"an":[26,67],"unbounded":[27],"multiplication":[28,79],"and":[29,33,73],"division":[30],"factor":[31,80],"range":[32],"low":[34,38],"lock":[35],"time.":[36],"power":[39,49],"mechanism":[40],"incorporated":[43],"to":[44],"ensure":[45],"that":[46],"overall":[48],"consumption":[50],"of":[51,71],"is":[54],"less.":[55],"designed":[60],"in":[61],"TSMC":[62],"65nm":[63],"CMOS":[64],"process":[65],"for":[66],"input":[68],"reference":[69],"time":[70],"0.01ns":[72],"verified":[76],"random":[78],"values.":[81]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}