{"id":"https://openalex.org/W2065087385","doi":"https://doi.org/10.5573/jsts.2014.14.4.463","title":"Verilog Modeling of Transmission Line for USB 2.0 High-Speed PHY Interface","display_name":"Verilog Modeling of Transmission Line for USB 2.0 High-Speed PHY Interface","publication_year":2014,"publication_date":"2014-08-30","ids":{"openalex":"https://openalex.org/W2065087385","doi":"https://doi.org/10.5573/jsts.2014.14.4.463","mag":"2065087385"},"language":"en","primary_location":{"id":"doi:10.5573/jsts.2014.14.4.463","doi":"https://doi.org/10.5573/jsts.2014.14.4.463","is_oa":true,"landing_page_url":"https://doi.org/10.5573/jsts.2014.14.4.463","pdf_url":"http://koreascience.or.kr:80/article/JAKO201426059105361.pdf","source":{"id":"https://openalex.org/S2482218150","display_name":"JSTS Journal of Semiconductor Technology and Science","issn_l":"1598-1657","issn":["1598-1657","2233-4866"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","kci-registered","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4366305964","host_organization_name":"Institute of Electronics Engineers of Korea","host_organization_lineage":["https://openalex.org/P4366305964"],"host_organization_lineage_names":["Institute of Electronics Engineers of Korea"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"JSTS:Journal of Semiconductor Technology and Science","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"http://koreascience.or.kr:80/article/JAKO201426059105361.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005766883","display_name":"Kihwan Seong","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Ki-Hwan Seong","raw_affiliation_strings":["of Electronic and Electrical Engineering , Pohang University of Science and Technology (POSTECH) , Gyeongbuk , Korea","Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH), Gyeongbuk, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"of Electronic and Electrical Engineering , Pohang University of Science and Technology (POSTECH) , Gyeongbuk , Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH), Gyeongbuk, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067863151","display_name":"Ji-Hoon Lim","orcid":"https://orcid.org/0000-0001-7282-7427","observed_orcids":["https://orcid.org/0000-0001-7282-7427"]},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Ji-Hoon Lim","raw_affiliation_strings":["of Electronic and Electrical Engineering , Pohang University of Science and Technology (POSTECH) , Gyeongbuk , Korea","Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH), Gyeongbuk, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"of Electronic and Electrical Engineering , Pohang University of Science and Technology (POSTECH) , Gyeongbuk , Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH), Gyeongbuk, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052722005","display_name":"Byungsub Kim","orcid":"https://orcid.org/0000-0003-1528-6235","observed_orcids":["https://orcid.org/0000-0003-1528-6235","https://orcid.org/0009-0007-2023-8162"]},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byungsub Kim","raw_affiliation_strings":["of Electronic and Electrical Engineering , Pohang University of Science and Technology (POSTECH) , Gyeongbuk , Korea","Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH), Gyeongbuk, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"of Electronic and Electrical Engineering , Pohang University of Science and Technology (POSTECH) , Gyeongbuk , Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH), Gyeongbuk, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033088278","display_name":"Jae\u2010Yoon Sim","orcid":"https://orcid.org/0000-0003-1814-6211","observed_orcids":["https://orcid.org/0000-0003-1814-6211"]},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Yoon Sim","raw_affiliation_strings":["of Electronic and Electrical Engineering , Pohang University of Science and Technology (POSTECH) , Gyeongbuk , Korea","Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH), Gyeongbuk, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"of Electronic and Electrical Engineering , Pohang University of Science and Technology (POSTECH) , Gyeongbuk , Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH), Gyeongbuk, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057208951","display_name":"Hong-June Park","orcid":"https://orcid.org/0000-0001-8144-9165","observed_orcids":["https://orcid.org/0000-0001-8144-9165","https://orcid.org/0000-0002-8359-0063"]},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hong-June Park","raw_affiliation_strings":["of Electronic and Electrical Engineering , Pohang University of Science and Technology (POSTECH) , Gyeongbuk , Korea","Pohang University of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"of Electronic and Electrical Engineering , Pohang University of Science and Technology (POSTECH) , Gyeongbuk , Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Pohang University of Science and Technology","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I123900574"],"apc_list":null,"apc_paid":null,"fwci":0.5176,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7101417,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":"14","issue":"4","first_page":"463","last_page":"470"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9042999744415283,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9042999744415283,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.035999998450279236,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.012500000186264515,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transmission-line-modeling","display_name":"transmission line modeling","score":0.968999981880188},{"id":"https://openalex.org/keywords/usb-2-0","display_name":"USB 2.0","score":0.9679999947547913},{"id":"https://openalex.org/keywords/simulation-time-reduction","display_name":"simulation time reduction","score":0.8360000252723694},{"id":"https://openalex.org/keywords/mixed-mode-simulation","display_name":"mixed-mode simulation","score":0.9150000214576721}],"concepts":[{"id":"https://openalex.org/C507366226","wikidata":"https://www.wikidata.org/wiki/Q42378","display_name":"USB","level":3,"score":0.7770962715148926},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6577252149581909},{"id":"https://openalex.org/C41918916","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"PHY","level":4,"score":0.6395834684371948},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6041017770767212},{"id":"https://openalex.org/C85961473","wikidata":"https://www.wikidata.org/wiki/Q1457387","display_name":"Line code","level":4,"score":0.6008289456367493},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5414206981658936},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.4773728549480438},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.4761545658111572},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.4662408232688904},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4617953300476074},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4220837652683258},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.33479905128479004},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3256734311580658},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1751978099346161},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14639395475387573},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.12424513697624207},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.11757946014404297},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.10780072212219238},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09446260333061218},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.07606911659240723},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.5573/jsts.2014.14.4.463","doi":"https://doi.org/10.5573/jsts.2014.14.4.463","is_oa":true,"landing_page_url":"https://doi.org/10.5573/jsts.2014.14.4.463","pdf_url":"http://koreascience.or.kr:80/article/JAKO201426059105361.pdf","source":{"id":"https://openalex.org/S2482218150","display_name":"JSTS Journal of Semiconductor Technology and Science","issn_l":"1598-1657","issn":["1598-1657","2233-4866"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","kci-registered","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4366305964","host_organization_name":"Institute of Electronics Engineers of Korea","host_organization_lineage":["https://openalex.org/P4366305964"],"host_organization_lineage_names":["Institute of Electronics Engineers of Korea"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"JSTS:Journal of Semiconductor Technology and Science","raw_type":"journal-article"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/13703","doi":null,"is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/13703","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":{"id":"doi:10.5573/jsts.2014.14.4.463","doi":"https://doi.org/10.5573/jsts.2014.14.4.463","is_oa":true,"landing_page_url":"https://doi.org/10.5573/jsts.2014.14.4.463","pdf_url":"http://koreascience.or.kr:80/article/JAKO201426059105361.pdf","source":{"id":"https://openalex.org/S2482218150","display_name":"JSTS Journal of Semiconductor Technology and Science","issn_l":"1598-1657","issn":["1598-1657","2233-4866"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","kci-registered","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4366305964","host_organization_name":"Institute of Electronics Engineers of Korea","host_organization_lineage":["https://openalex.org/P4366305964"],"host_organization_lineage_names":["Institute of Electronics Engineers of Korea"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"JSTS:Journal of Semiconductor Technology and Science","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5378999710083008}],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322065","display_name":"National IT Industry Promotion Agency","ror":"https://ror.org/026v53e29"},{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"},{"id":"https://openalex.org/F4320324891","display_name":"Iran Telecommunication Research Center","ror":"https://ror.org/01a3g2z22"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2065087385.pdf","grobid_xml":"https://content.openalex.org/works/W2065087385.grobid-xml"},"referenced_works_count":6,"referenced_works":["https://openalex.org/W1966944688","https://openalex.org/W2043696343","https://openalex.org/W2098947430","https://openalex.org/W2122596336","https://openalex.org/W2129550732","https://openalex.org/W2171944460"],"related_works":["https://openalex.org/W4231450110","https://openalex.org/W7163959894","https://openalex.org/W2898577805","https://openalex.org/W2290676043","https://openalex.org/W1964658530","https://openalex.org/W199184724","https://openalex.org/W2901162532","https://openalex.org/W2307607628","https://openalex.org/W2136290319","https://openalex.org/W4413096106"],"abstract_inverted_index":{"A":[0],"Verilog":[1,46,79],"model":[2,40,47,80],"is":[3,41,69],"proposed":[4],"for":[5,127],"transmission":[6,36,67],"lines":[7],"to":[8,28,97,108],"perform":[9],"the":[10,20,29,50,75,83,105,119,128],"all-Verilog":[11],"simulation":[12,21,106,121],"of":[13,35,66,94],"high-speed":[14,101],"chip-to-chip":[15],"interface":[16,103],"system,":[17],"which":[18],"reduces":[19,104],"time":[22,61,90,107],"by":[23,48,71],"around":[24],"770":[25],"times":[26],"compared":[27],"mixed-mode":[30,120],"simulation.":[31],"The":[32,63,92],"single-pulse":[33,76],"response":[34,77],"line":[37,68],"in":[38,45,78],"SPICE":[39],"converted":[42],"into":[43,54],"that":[44],"converting":[49],"full-scale":[51],"analog":[52],"signal":[53],"an":[55],"11-bit":[56],"digital":[57,85],"code":[58,86],"after":[59],"uniform":[60],"sampling.":[62],"receiver":[64],"waveform":[65],"calculated":[70],"adding":[72],"or":[73],"subtracting":[74],"depending":[81],"on":[82],"transmitting":[84],"values":[87],"with":[88,113],"appropriate":[89],"delay.":[91],"application":[93],"this":[95],"work":[96],"a":[98],"USB":[99],"2.0":[100],"PHY":[102],"less":[109,115],"than":[110,116,124],"three":[111],"minutes":[112],"error":[114],"5%":[117],"while":[118],"takes":[122],"more":[123],"two":[125],"days":[126],"same":[129],"circuit.":[130]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}