{"id":"https://openalex.org/W2064167166","doi":"https://doi.org/10.1109/jssc.2003.813287","title":"A subpicosecond jitter PLL for clock generation in 0.12-\u03bcm digital CMOS","display_name":"A subpicosecond jitter PLL for clock generation in 0.12-\u03bcm digital CMOS","publication_year":2003,"publication_date":"2003-07-01","ids":{"openalex":"https://openalex.org/W2064167166","doi":"https://doi.org/10.1109/jssc.2003.813287","mag":"2064167166"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2003.813287","doi":"https://doi.org/10.1109/jssc.2003.813287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2003.813287","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111819598","display_name":"Nicola Da Dalt","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"N. Da Dalt","raw_affiliation_strings":["Development Center Villach, Infineon Technologies Austria AG, Villach, Austria","Dev. Center, Infineon Technol., Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Dev. Center, Infineon Technol., Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051269781","display_name":"Christoph Sandner","orcid":"https://orcid.org/0000-0002-3814-7476","observed_orcids":["https://orcid.org/0000-0002-3814-7476"]},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"C. Sandner","raw_affiliation_strings":["Development Center Villach, Infineon Technologies Austria AG, Villach, Austria","Dev. Center, Infineon Technol., Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Dev. Center, Infineon Technol., Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210131793"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":3.5912,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.9196851,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":"38","issue":"7","first_page":"1275","last_page":"1278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"phase-locked loop","score":0.925000011920929},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"frequency synthesizer","score":0.8740000128746033},{"id":"https://openalex.org/keywords/clock-generation","display_name":"clock generation","score":0.7929999828338623},{"id":"https://openalex.org/keywords/lc-voltage-controlled-oscillator","display_name":"LC voltage-controlled oscillator","score":0.8920000195503235},{"id":"https://openalex.org/keywords/charge-pump","display_name":"charge pump","score":0.6639999747276306},{"id":"https://openalex.org/keywords/current-mismatch","display_name":"current mismatch","score":0.6299999952316284},{"id":"https://openalex.org/keywords/phase-noise","display_name":"phase noise","score":0.9430000185966492},{"id":"https://openalex.org/keywords/serial-communication","display_name":"serial communication","score":0.7620000243186951},{"id":"https://openalex.org/keywords/0-12-mum-cmos","display_name":"0.12 \u03bcm CMOS","score":0.8939999938011169}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8837063908576965},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.876014232635498},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7746103405952454},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.7276285886764526},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6561136245727539},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.6323896646499634},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.550581157207489},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5109905004501343},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46045711636543274},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4119296073913574},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.40262627601623535},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39375922083854675},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2894354462623596},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2217436134815216},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.08716708421707153}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2003.813287","doi":"https://doi.org/10.1109/jssc.2003.813287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2003.813287","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1547577363","https://openalex.org/W2100640677","https://openalex.org/W2104340505","https://openalex.org/W2161602450","https://openalex.org/W2490904451","https://openalex.org/W6642682592"],"related_works":["https://openalex.org/W2137027172","https://openalex.org/W2533329381","https://openalex.org/W4232703260","https://openalex.org/W2560985223","https://openalex.org/W2005809747","https://openalex.org/W2114356316","https://openalex.org/W2148550661","https://openalex.org/W1971254528","https://openalex.org/W2017155895","https://openalex.org/W2069789317"],"abstract_inverted_index":{"A":[0,36],"fully":[1,37],"integrated":[2,65],"subpicosecond":[3],"jitter":[4],"phase-locked":[5],"loop":[6,44],"(PLL)-based":[7],"frequency":[8],"synthesizer":[9],"in":[10],"a":[11,56,68,78],"standard":[12],"digital":[13],"0.12-\u03bcm":[14],"CMOS":[15],"technology":[16],"with":[17,55],"1.5-V":[18],"supply":[19],"is":[20,84,90],"presented.":[21],"Two":[22],"differentially":[23],"tuned":[24],"LC-VCOs":[25],"are":[26,46],"implemented":[27],"to":[28],"support":[29],"different":[30],"standards":[31],"for":[32,48],"serial":[33],"data":[34],"transmission.":[35],"differential":[38],"charge":[39],"pump":[40],"and":[41,67,87],"an":[42],"active":[43],"filter":[45],"used":[47],"reduction":[49],"of":[50,71],"charge-pump":[51],"current":[52],"mismatch.":[53],"Operating":[54],"311-MHz":[57],"reference":[58],"clock,":[59],"the":[60,88],"PLL":[61],"achieves":[62],"typically":[63],"860-fs":[64],"jitter,":[66],"phase":[69],"noise":[70],"-115":[72],"dBc/Hz":[73],"at":[74],"1-MHz":[75],"offset,":[76],"on":[77],"2.488-GHz":[79],"output.":[80],"The":[81],"power":[82],"consumption":[83],"35":[85],"mW,":[86],"area":[89],"0.7":[91],"mm2.":[92]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2026-09-23T05:00:35.095934","created_date":"2016-06-24T00:00:00"}