{"id":"https://openalex.org/W2058474647","doi":"https://doi.org/10.1109/vlsic.2007.4342759","title":"RF2: A 1GHz FIR Filter with Distributed Resonant Clock Generator","display_name":"RF2: A 1GHz FIR Filter with Distributed Resonant Clock Generator","publication_year":2007,"publication_date":"2007-06-01","ids":{"openalex":"https://openalex.org/W2058474647","doi":"https://doi.org/10.1109/vlsic.2007.4342759","mag":"2058474647"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2007.4342759","doi":"https://doi.org/10.1109/vlsic.2007.4342759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2007.4342759","pdf_url":null,"source":{"id":"https://openalex.org/S4393918263","display_name":"Symposium on VLSI Circuits","issn_l":"2166-9600","issn":["2166-9600"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021172765","display_name":"Visvesh Sathe","orcid":"https://orcid.org/0000-0001-7950-4495","observed_orcids":["https://orcid.org/0000-0001-7950-4495"]},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Visvesh S. Sathe","raw_affiliation_strings":["University of Michigan, Ann Arbor, USA","Michigan Univ., Ann Arbor"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Michigan Univ., Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046454425","display_name":"Jerry C. Kao","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jerry C. Kao","raw_affiliation_strings":["University of Michigan, Ann Arbor, USA","Michigan Univ., Ann Arbor"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Michigan Univ., Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113617357","display_name":"Marlos C. Papaefthymiou","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marlos C. Papaefthymiou","raw_affiliation_strings":["University of Michigan, Ann Arbor, USA","Michigan Univ., Ann Arbor"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Michigan Univ., Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":2.0084,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.84364033,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"44","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.63919997215271,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.63919997215271,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.30000001192092896,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.03350000083446503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fir-filters","display_name":"FIR filters","score":0.7519999742507935},{"id":"https://openalex.org/keywords/on-chip-inductors","display_name":"on-chip inductors","score":0.9449999928474426},{"id":"https://openalex.org/keywords/low-power-rf-circuits","display_name":"low-power RF circuits","score":0.47600001096725464},{"id":"https://openalex.org/keywords/cmos-test-chip","display_name":"CMOS test chip","score":0.5979999899864197}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.8340867161750793},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.5913052558898926},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5902681946754456},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5332334637641907},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4430960416793823},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4393848478794098},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42761123180389404},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4175783097743988},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4103461802005768},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37177789211273193},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.303927481174469},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2718629240989685},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2686735689640045},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2326761782169342},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16856631636619568}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2007.4342759","doi":"https://doi.org/10.1109/vlsic.2007.4342759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2007.4342759","pdf_url":null,"source":{"id":"https://openalex.org/S4393918263","display_name":"Symposium on VLSI Circuits","issn_l":"2166-9600","issn":["2166-9600"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2100978714","https://openalex.org/W2115468286","https://openalex.org/W2125457148","https://openalex.org/W2136723108","https://openalex.org/W2138134203","https://openalex.org/W2166694777","https://openalex.org/W6680294044"],"related_works":["https://openalex.org/W2153243960","https://openalex.org/W2113059357","https://openalex.org/W2134624431","https://openalex.org/W2119482115","https://openalex.org/W2114289314","https://openalex.org/W1505272351","https://openalex.org/W2141899893","https://openalex.org/W2003245093","https://openalex.org/W7073563930","https://openalex.org/W3150848079"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"the":[5,66,78],"design":[6,58],"and":[7,26,38],"experimental":[8],"validation":[9],"of":[10,50],"RF2,":[11],"a":[12,21,34,55,83],"1":[13],"GHz,":[14],"two-phase":[15],"resonant-clocked":[16,71,84],"FIR":[17],"filter":[18],"test-chip":[19],"with":[20,43],"distributed":[22],"resonant":[23],"clock":[24,44],"generator":[25],"an":[27],"on-chip":[28],"inductor.":[29],"RF2":[30,60,76],"is":[31],"fabricated":[32],"in":[33],"0.13\u03bcm":[35],"CMOS":[36],"process":[37],"dissipates":[39],"124mW":[40],"at":[41,74],"resonance,":[42],"power":[45],"accounting":[46],"for":[47,68,82],"only":[48],"16%":[49],"overall":[51],"power.":[52],"Implemented":[53],"using":[54],"fully":[56],"ASIC":[57],"flow,":[59],"achieves":[61],"84%":[62],"clock-power":[63],"efficiency":[64],"overCV2f,":[65],"highest":[67,79],"any":[69],"fully-integrated":[70],"chip.":[72],"Resonating":[73],"1.01GHz,":[75],"reports":[77],"operating":[80],"frequency":[81],"datapath":[85],"to":[86],"date.":[87]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-10-29T09:56:32.521200","created_date":"2016-06-24T00:00:00"}