{"id":"https://openalex.org/W2053846944","doi":null,"title":"The design of low power 11.6mW high speed 1.8Gb/s stand-alone LVDS driver in 0.18-\u00b5m CMOS","display_name":"The design of low power 11.6mW high speed 1.8Gb/s stand-alone LVDS driver in 0.18-\u00b5m CMOS","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W2053846944","mag":"2053846944"},"language":"en","primary_location":{"id":"mag:3140060248","doi":null,"is_oa":false,"landing_page_url":"http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000005551627","pdf_url":null,"source":{"id":"https://openalex.org/S4306419073","display_name":"International Conference Mixed Design of Integrated Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Conference Mixed Design of Integrated Circuits and Systems","raw_type":null},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035583752","display_name":"Rafa\u0142 K\u0142eczek","orcid":"https://orcid.org/0000-0002-5840-8557","observed_orcids":["https://orcid.org/0000-0002-5840-8557"]},"institutions":[{"id":"https://openalex.org/I686019","display_name":"AGH University of Krakow","ror":"https://ror.org/00bas1c41","country_code":"PL","type":"education","lineage":["https://openalex.org/I686019"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Rafa\u0142 K\u0142eczek","raw_affiliation_strings":["Department of Measurement and Instrumentation, AGH University of Science and Technology, 30-059 Cracow, Poland"],"raw_orcid":"https://orcid.org/0000-0002-5840-8557","affiliations":[{"raw_affiliation_string":"Department of Measurement and Instrumentation, AGH University of Science and Technology, 30-059 Cracow, Poland","institution_ids":["https://openalex.org/I686019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5035583752"],"corresponding_institution_ids":["https://openalex.org/I686019"],"apc_list":null,"apc_paid":null,"fwci":1.2808,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.74253092,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"337","last_page":"342"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.5356000065803528,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.5356000065803528,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.4214000105857849,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0333000011742115,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lvds-driver","display_name":"LVDS driver","score":0.8920000195503235},{"id":"https://openalex.org/keywords/low-power-transmitter","display_name":"low-power transmitter","score":0.8309999704360962},{"id":"https://openalex.org/keywords/0-18-mum-cmos","display_name":"0.18 \u03bcm CMOS","score":0.8140000104904175},{"id":"https://openalex.org/keywords/common-mode-feedback","display_name":"common-mode feedback","score":0.7910000085830688},{"id":"https://openalex.org/keywords/bandgap-reference","display_name":"bandgap reference","score":0.9350000023841858},{"id":"https://openalex.org/keywords/open-drains","display_name":"open drains","score":0.6949999928474426},{"id":"https://openalex.org/keywords/low-voltage-differential-signaling","display_name":"LVDS","score":0.7129999995231628},{"id":"https://openalex.org/keywords/dynamic-power-dissipation","display_name":"dynamic power dissipation","score":0.7400000095367432}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.797633945941925},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.7421871423721313},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.505155622959137},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5024688243865967},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46872034668922424},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4266206622123718},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41281795501708984},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36235862970352173},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.2640139162540436},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17195773124694824},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"mag:3140060248","doi":null,"is_oa":false,"landing_page_url":"http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000005551627","pdf_url":null,"source":{"id":"https://openalex.org/S4306419073","display_name":"International Conference Mixed Design of Integrated Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Conference Mixed Design of Integrated Circuits and Systems","raw_type":null},{"id":"mag:2053846944","doi":null,"is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/document/5551627/","pdf_url":null,"source":{"id":"https://openalex.org/S4306419073","display_name":"International Conference Mixed Design of Integrated Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Conference Mixed Design of Integrated Circuits and Systems","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5378999710083008}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1485976106","https://openalex.org/W1539758037","https://openalex.org/W1551927311","https://openalex.org/W1956194335","https://openalex.org/W2002700314","https://openalex.org/W2042149380","https://openalex.org/W2108034570","https://openalex.org/W2116760475","https://openalex.org/W2116802944","https://openalex.org/W2160226061","https://openalex.org/W2164816457","https://openalex.org/W2541547075"],"related_works":["https://openalex.org/W2935229758","https://openalex.org/W2389463044","https://openalex.org/W987168259","https://openalex.org/W2361992217","https://openalex.org/W2055001744","https://openalex.org/W2016099304","https://openalex.org/W2108034570","https://openalex.org/W2145789411","https://openalex.org/W2031266983","https://openalex.org/W2323629822"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,88],"design":[4],"of":[5,54,92],"power":[6,96],"efficient":[7],"and":[8,44,66,72,94,103,124],"high":[9],"speed":[10,112],"transmitter":[11,56],"implemented":[12],"in":[13,50],"CMOS":[14],"180nm":[15],"UMC":[16],"technology,":[17],"fully":[18],"compatible":[19],"with":[20,115],"low":[21,90],"voltage":[22],"differential":[23],"signaling":[24],"(LVDS)":[25],"standard":[26],"specified":[27],"by":[28],"IEEE.":[29],"The":[30,83],"main":[31],"stand-alone":[32],"driver's":[33],"functional":[34],"blocks:":[35],"LVDS":[36,55,85],"core,":[37],"common":[38],"mode":[39],"feedback":[40],"(CMFB),":[41],"control":[42],"buffer":[43],"band-gap":[45],"reference":[46],"source":[47,60,64],"are":[48,70],"described":[49],"detail.":[51],"Three":[52],"architectures":[53],"cores:":[57],"bridged-switched":[58],"current":[59,63],"(BSCS),":[61],"double":[62],"(DCS)":[65],"open":[67],"drain":[68],"(OD)":[69],"compared":[71],"finally":[73],"the":[74],"BSCS":[75],"architecture":[76],"is":[77],"selected":[78],"due":[79],"to":[80],"project's":[81],"requirements.":[82],"designed":[84],"driver":[86],"characterizes":[87],"very":[89],"level":[91],"static":[93],"dynamic":[95],"dissipation,":[97],"P":[98,104,125],"stat":[99],"=":[101,107,122,128,138],"7.5mW":[102],"dyn":[105,126],"11.6mW":[108],"respectively,":[109],"at":[110,134],"data":[111,130],"transmission":[113],"1.8Gb/s":[114],"receiver's":[116],"input":[117],"capacitance":[118],"C":[119,135],"R":[120,136],"1pF":[123],"8.5mW,":[129],"rates":[131],"equals":[132],"400Mb/s":[133],"5pF.":[139]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}