{"id":"https://openalex.org/W2053332954","doi":"https://doi.org/10.1109/tc.1968.226921","title":"Synthesis of Asynchronous Sequential Circuits with Multiple-Input Changes","display_name":"Synthesis of Asynchronous Sequential Circuits with Multiple-Input Changes","publication_year":1968,"publication_date":"1968-06-01","ids":{"openalex":"https://openalex.org/W2053332954","doi":"https://doi.org/10.1109/tc.1968.226921","mag":"2053332954"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1968.226921","doi":"https://doi.org/10.1109/tc.1968.226921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1968.226921","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090480119","display_name":"Arthur D. Friedman","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.D. Friedman","raw_affiliation_strings":["Bell Telephone Laboratories, Inc., Murray Hill, N. J","Bell Telephone Laboratories, Inc., Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bell Telephone Laboratories, Inc., Murray Hill, N. J","institution_ids":[]},{"raw_affiliation_string":"Bell Telephone Laboratories, Inc., Murray Hill, NJ, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109191186","display_name":"P.R. Menon","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P.R. Menon","raw_affiliation_strings":["Bell Telephone Laboratories, Inc., Murray Hill, N. J","Bell Telephone Laboratories, Inc., Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bell Telephone Laboratories, Inc., Murray Hill, N. J","institution_ids":[]},{"raw_affiliation_string":"Bell Telephone Laboratories, Inc., Murray Hill, NJ, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":7.9991,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.97609308,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"C-17","issue":"6","first_page":"559","last_page":"566"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8604000210762024,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8604000210762024,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11567","display_name":"semigroups and automata theory","score":0.07999999821186066,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.015799999237060547,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-sequential-circuits","display_name":"asynchronous sequential circuits","score":0.9980000257492065},{"id":"https://openalex.org/keywords/delay-elements","display_name":"delay elements","score":0.574999988079071},{"id":"https://openalex.org/keywords/network-synthesis","display_name":"network synthesis","score":0.8149999976158142},{"id":"https://openalex.org/keywords/timing-constraints","display_name":"timing constraints","score":0.5}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8890841007232666},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.7084985971450806},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6928915977478027},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6807494759559631},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.656995952129364},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6443734765052795},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43939822912216187},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2356013059616089},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23468250036239624},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.1637459397315979},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11372357606887817},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11280491948127747},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09077244997024536},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08554041385650635},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07013627886772156},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1968.226921","doi":"https://doi.org/10.1109/tc.1968.226921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1968.226921","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1996638359","https://openalex.org/W2005130273","https://openalex.org/W2060810175","https://openalex.org/W2075773711","https://openalex.org/W2089904802","https://openalex.org/W2116288804","https://openalex.org/W2533657815","https://openalex.org/W2539422995"],"related_works":["https://openalex.org/W2546257131","https://openalex.org/W2103212706","https://openalex.org/W2146144948","https://openalex.org/W2040576209","https://openalex.org/W2141148533","https://openalex.org/W2137384209","https://openalex.org/W2082831817","https://openalex.org/W2148381685","https://openalex.org/W2096548380","https://openalex.org/W2005130273"],"abstract_inverted_index":{"Abstract\u2014A":[0],"frequently":[1],"imposed":[2],"restriction":[3],"in":[4,70],"theoretical":[5],"treatments":[6],"of":[7,73],"asynchronous":[8,33],"sequential":[9,34],"circuits":[10,35],"is":[11,68],"that":[12,41,63],"only":[13],"one":[14],"input":[15,43,48],"variable":[16],"be":[17,50],"allowed":[18],"to":[19],"change":[20],"during":[21],"a":[22,53,64],"transition.":[23],"In":[24],"this":[25],"paper,":[26],"we":[27],"present":[28],"three":[29],"methods":[30],"for":[31],"realizing":[32],"allowing":[36],"multiple-input":[37],"changes,":[38],"but":[39],"requiring":[40],"all":[42],"changes":[44],"associated":[45],"with":[46],"an":[47],"transition":[49],"completed":[51],"within":[52],"specified":[54],"time":[55],"after":[56],"the":[57,71],"first":[58],"change.":[59],"We":[60],"also":[61],"show":[62],"single":[65],"delay":[66],"element":[67],"sufficient":[69],"realization":[72],"normal":[74],"mode":[75],"flow":[76],"tables,":[77],"under":[78],"these":[79],"conditions.":[80]},"counts_by_year":[],"updated_date":"2026-11-06T12:05:46.655746","created_date":"2016-06-24T00:00:00"}