{"id":"https://openalex.org/W2052075243","doi":"https://doi.org/10.1145/343647.343900","title":"Cost and benefit models for logic and memory BIST","display_name":"Cost and benefit models for logic and memory BIST","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W2052075243","doi":"https://doi.org/10.1145/343647.343900","mag":"2052075243"},"language":"en","primary_location":{"id":"doi:10.1145/343647.343900","doi":"https://doi.org/10.1145/343647.343900","is_oa":false,"landing_page_url":"https://doi.org/10.1145/343647.343900","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the conference on Design, automation and test in Europe","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008813715","display_name":"Juin\u2010Ming Lu","orcid":"https://orcid.org/0000-0002-4219-1349","observed_orcids":["https://orcid.org/0000-0002-4219-1349"]},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Juin-Ming Lu","raw_affiliation_strings":["Laboratory for Reliable Computing Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Lab. for Reliable Computing (LARC), Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan 30013, ROC#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory for Reliable Computing Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Lab. for Reliable Computing (LARC), Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan 30013, ROC#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908","observed_orcids":["https://orcid.org/0000-0001-8614-7908"]},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Laboratory for Reliable Computing Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Lab. for Reliable Computing (LARC), Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan 30013, ROC#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory for Reliable Computing Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Lab. for Reliable Computing (LARC), Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan 30013, ROC#TAB#","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.8693,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.69801402,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"710","last_page":"714"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"built-in self-test","score":0.9980000257492065},{"id":"https://openalex.org/keywords/logic-bist","display_name":"logic BIST","score":0.828000009059906},{"id":"https://openalex.org/keywords/memory-bist","display_name":"memory BIST","score":0.9980000257492065},{"id":"https://openalex.org/keywords/testability","display_name":"testability","score":0.4320000112056732}],"concepts":[{"id":"https://openalex.org/C2778805511","wikidata":"https://www.wikidata.org/wiki/Q1713","display_name":"Citation","level":2,"score":0.4982492923736572},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4463806450366974},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.43965384364128113},{"id":"https://openalex.org/C523979734","wikidata":"https://www.wikidata.org/wiki/Q15971765","display_name":"Engine department","level":2,"score":0.41681984066963196},{"id":"https://openalex.org/C161191863","wikidata":"https://www.wikidata.org/wiki/Q199655","display_name":"Library science","level":1,"score":0.3489713668823242},{"id":"https://openalex.org/C110354214","wikidata":"https://www.wikidata.org/wiki/Q6314146","display_name":"Engineering management","level":1,"score":0.25257664918899536}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/343647.343900","doi":"https://doi.org/10.1145/343647.343900","is_oa":false,"landing_page_url":"https://doi.org/10.1145/343647.343900","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the conference on Design, automation and test in Europe","raw_type":"proceedings-article"},{"id":"doi:10.1109/date.2000.840865","doi":"https://doi.org/10.1109/date.2000.840865","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2000.840865","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W20618122","https://openalex.org/W289624287","https://openalex.org/W1499276839","https://openalex.org/W1515082873","https://openalex.org/W1522133490","https://openalex.org/W2106920698","https://openalex.org/W2106935654","https://openalex.org/W2110023681","https://openalex.org/W2130587097","https://openalex.org/W2142661102","https://openalex.org/W2152406824","https://openalex.org/W2318363587","https://openalex.org/W2985922655","https://openalex.org/W6600869708","https://openalex.org/W6676692899"],"related_works":["https://openalex.org/W2002228152","https://openalex.org/W2117765111","https://openalex.org/W2114424039","https://openalex.org/W4245337150","https://openalex.org/W2145859505","https://openalex.org/W2507614756","https://openalex.org/W7097924655","https://openalex.org/W7096164908","https://openalex.org/W2000201089","https://openalex.org/W203408152"],"abstract_inverted_index":{"We":[0],"present":[1],"cost":[2,22],"and":[3,6,17,23,36,48],"benefit":[4,24],"models":[5,25],"analyze":[7],"the":[8,32,63],"economics":[9],"effects":[10],"of":[11],"built-in":[12],"self-test":[13],"(BIST)":[14],"for":[15,26,45,62,73,83],"logic":[16,46,64],"memory":[18,49,84],"cores.":[19],"In":[20],"our":[21],"BIST,":[27],"we":[28],"take":[29],"into":[30],"consideration":[31,67],"design":[33],"verification":[34],"time":[35,39],"test":[37],"development":[38],"associated":[40],"with":[41],"testability.":[42],"Experimental":[43],"results":[44],"BIST":[47,50,59,78],"examples":[51],"show":[52],"that":[53],"a":[54,74,80],"threshold":[55],"volume":[56],"exists":[57],"when":[58],"is":[60,70,79],"profitable":[61],"core":[65],"under":[66],"-":[68],"it":[69],"not":[71],"recommended":[72],"higher":[75],"volume.":[76],"However,":[77],"good":[81],"choice":[82],"cores":[85],"in":[86],"general.":[87]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2016-06-24T00:00:00"}