{"id":"https://openalex.org/W2050831660","doi":"https://doi.org/10.1109/electr.1991.718653","title":"Burst Mode Memories Improve Cache Design","display_name":"Burst Mode Memories Improve Cache Design","publication_year":1991,"publication_date":"1991-01-01","ids":{"openalex":"https://openalex.org/W2050831660","doi":"https://doi.org/10.1109/electr.1991.718653","mag":"2050831660"},"language":"en","primary_location":{"id":"doi:10.1109/electr.1991.718653","doi":"https://doi.org/10.1109/electr.1991.718653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/electr.1991.718653","pdf_url":null,"source":{"id":"https://openalex.org/S4306509102","display_name":"Electro International, 1991","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electro International, 1991","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000812243","display_name":"Z. Amitai","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Z. Amitai","raw_affiliation_strings":["Product Planing and Applications Manager, Quality Semiconductor, Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Product Planing and Applications Manager, Quality Semiconductor, Inc., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064027833","display_name":"David C. Wyland","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D.C. Wyland","raw_affiliation_strings":["Quality Semiconductor, Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Quality Semiconductor, Inc., Santa Clara, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18095238,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"279","last_page":"282"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9702000021934509,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9702000021934509,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.019600000232458115,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.004100000020116568,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-design","display_name":"cache design","score":0.9129999876022339},{"id":"https://openalex.org/keywords/cache-misses","display_name":"cache misses","score":0.7519999742507935},{"id":"https://openalex.org/keywords/sram","display_name":"SRAM","score":0.8970000147819519},{"id":"https://openalex.org/keywords/high-speed-memory","display_name":"high-speed memory","score":0.5720000267028809},{"id":"https://openalex.org/keywords/memory-latency","display_name":"memory latency","score":0.3700000047683716}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8166170120239258},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7238748073577881},{"id":"https://openalex.org/C2779760598","wikidata":"https://www.wikidata.org/wiki/Q1017053","display_name":"Burst mode (computing)","level":2,"score":0.6249435544013977},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5282208919525146},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5133844614028931},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.4979121685028076},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.42635005712509155},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4213176667690277},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.4202958941459656},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3918769955635071},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3006581664085388},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.264260470867157},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24222680926322937},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0844704806804657},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07286173105239868}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/electr.1991.718653","doi":"https://doi.org/10.1109/electr.1991.718653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/electr.1991.718653","pdf_url":null,"source":{"id":"https://openalex.org/S4306509102","display_name":"Electro International, 1991","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electro International, 1991","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2985805191","https://openalex.org/W2056612159","https://openalex.org/W2152872518","https://openalex.org/W2573456766","https://openalex.org/W2248033654","https://openalex.org/W2151941313","https://openalex.org/W2085113942","https://openalex.org/W3145875723","https://openalex.org/W2154240128","https://openalex.org/W1915951496"],"abstract_inverted_index":{"Burst":[0,13,45],"mode":[1,14,46],"memories":[2],"improve":[3],"cache":[4,11,22],"design":[5,58],"by":[6],"improving":[7],"refill":[8,17],"time":[9],"on":[10],"misses.":[12],"RAMs":[15,47],"allow":[16],"of":[18,65],"a":[19,42],"four":[20],"word":[21],"line":[23],"in":[24],"five":[25],"clock":[26,35,50,63],"cycles":[27,36],"at":[28,62],"50":[29],"mHz":[30,67],"rather":[31],"than":[32],"the":[33],"eight":[34],"that":[37],"would":[38],"be":[39],"required":[40],"for":[41],"conventional":[43],"SRAM.":[44],"also":[48],"have":[49],"synchronous":[51],"interfaces":[52],"which":[53],"make":[54],"them":[55],"easier":[56],"to":[57],"into":[59],"systems,":[60],"particularly":[61],"rates":[64],"25":[66],"and":[68],"above.":[69]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-06-24T00:00:00"}