{"id":"https://openalex.org/W2050720496","doi":"https://doi.org/10.1109/mwscas.2012.6292053","title":"Digital circuit design for robust ultra-low-power cell library using optimum fingers","display_name":"Digital circuit design for robust ultra-low-power cell library using optimum fingers","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2050720496","doi":"https://doi.org/10.1109/mwscas.2012.6292053","mag":"2050720496"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2012.6292053","doi":"https://doi.org/10.1109/mwscas.2012.6292053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292053","pdf_url":null,"source":{"id":"https://openalex.org/S4210192229","display_name":"IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":"1548-3746","issn":["1548-3746","1558-3899"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111733309","display_name":"Ran Liao","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ran Liao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oklahoma State University, Stillwater, OK, USA","Department of Electrical and Computer Engineering, Oklahoma State University, Stillwater, 74078, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oklahoma State University, Stillwater, OK, USA","institution_ids":["https://openalex.org/I115475287"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oklahoma State University, Stillwater, 74078, USA","institution_ids":["https://openalex.org/I115475287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063666783","display_name":"Chriswell G. Hutchens","orcid":"https://orcid.org/0009-0003-3411-8701","observed_orcids":["https://orcid.org/0009-0003-3411-8701"]},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chriswell Hutchens","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oklahoma State University, Stillwater, OK, USA","Department of Electrical and Computer Engineering, Oklahoma State University, Stillwater, 74078, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oklahoma State University, Stillwater, OK, USA","institution_ids":["https://openalex.org/I115475287"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oklahoma State University, Stillwater, 74078, USA","institution_ids":["https://openalex.org/I115475287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I115475287"],"apc_list":null,"apc_paid":null,"fwci":0.817,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68167338,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"446","last_page":"449"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.0008999999845400453,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cell-library","display_name":"cell library","score":0.5770000219345093},{"id":"https://openalex.org/keywords/energy-delay-product","display_name":"energy-delay product","score":0.7860000133514404},{"id":"https://openalex.org/keywords/0-18-mum-cmos","display_name":"0.18 \u03bcm CMOS","score":0.9200000166893005}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.599830150604248},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5842185616493225},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5739540457725525},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5265836119651794},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5066927075386047},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4914168119430542},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4746033549308777},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.46867403388023376},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.46748086810112},{"id":"https://openalex.org/C3017773396","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Ultra low power","level":4,"score":0.43277284502983093},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.42670369148254395},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29491591453552246},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24147507548332214},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23824024200439453},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.18892601132392883},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.125329852104187},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.08025050163269043},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2012.6292053","doi":"https://doi.org/10.1109/mwscas.2012.6292053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292053","pdf_url":null,"source":{"id":"https://openalex.org/S4210192229","display_name":"IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":"1548-3746","issn":["1548-3746","1558-3899"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320327708","display_name":"University of Texas at Dallas","ror":"https://ror.org/049emcs32"},{"id":"https://openalex.org/F4320332161","display_name":"National Institutes of Health","ror":"https://ror.org/01cwqze88"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W1516598589","https://openalex.org/W2017216250","https://openalex.org/W2053774923","https://openalex.org/W2087107264","https://openalex.org/W2122462620","https://openalex.org/W2127681166","https://openalex.org/W2157679806","https://openalex.org/W4233899850","https://openalex.org/W4249018771"],"related_works":["https://openalex.org/W4392153008","https://openalex.org/W2920911817","https://openalex.org/W7163681953","https://openalex.org/W4214849951","https://openalex.org/W2253721505","https://openalex.org/W2012781319","https://openalex.org/W3157621388","https://openalex.org/W1975918566","https://openalex.org/W2545691991","https://openalex.org/W2127681166"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,29,64],"design":[4],"methodology":[5],"considering":[6],"both":[7],"INWE":[8],"(Inverse-Narrow-Width-Effect)":[9],"and":[10,17,31,35,43,79,84],"RSCE":[11],"(Reverse-Short-Channel-Effect)":[12],"by":[13,82],"sizing":[14],"transistor's":[15],"width":[16],"length":[18,42],"accordingly":[19],"to":[20],"achieve":[21],"close-to-most":[22],"energy-efficient":[23],"digital":[24],"circuit":[25],"design.":[26],"By":[27],"using":[28],"fitted":[30],"modified":[32],"INWE-aware,":[33],"RSCE-aware":[34],"variation-aware":[36],"model,":[37],"fast":[38],"estimation":[39],"of":[40],"width,":[41],"nf":[44],"for":[45,59],"optimum":[46],"finger":[47],"can":[48],"be":[49],"obtained.":[50],"Using":[51],"such":[52],"method,":[53],"EDP":[54,80],"(Energy-Delay":[55],"Product)":[56],"optimized":[57],"gates":[58,74],"low-power":[60],"cell":[61],"library":[62,91],"in":[63],"commercial":[65],"180nm":[66],"CMOS":[67],"process":[68],"are":[69],"developed.":[70],"The":[71],"proposed":[72],"finger-based":[73],"have":[75],"the":[76],"FO4":[77],"Delay":[78],"reduced":[81],"44%~72%":[83],"31%~76%":[85],"respectively":[86],"compared":[87],"with":[88],"conventionally":[89],"sized":[90],"gates.":[92]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-10-27T15:51:10.671819","created_date":"2016-06-24T00:00:00"}