{"id":"https://openalex.org/W2050493395","doi":"https://doi.org/10.1117/12.444666","title":"Layout techniques for VLSI yield enhancement","display_name":"Layout techniques for VLSI yield enhancement","publication_year":2001,"publication_date":"2001-10-15","ids":{"openalex":"https://openalex.org/W2050493395","doi":"https://doi.org/10.1117/12.444666","mag":"2050493395"},"language":"en","primary_location":{"id":"doi:10.1117/12.444666","doi":"https://doi.org/10.1117/12.444666","is_oa":false,"landing_page_url":"https://doi.org/10.1117/12.444666","pdf_url":null,"source":{"id":"https://openalex.org/S183492911","display_name":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","issn_l":"0277-786X","issn":["0277-786X","1996-756X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310315543","host_organization_name":"SPIE","host_organization_lineage":["https://openalex.org/P4310315543"],"host_organization_lineage_names":["SPIE"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SPIE Proceedings","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054123780","display_name":"Zhan Chen","orcid":"https://orcid.org/0000-0001-8687-8348","observed_orcids":["https://orcid.org/0000-0001-8687-8348"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhan Chen","raw_affiliation_strings":["Intel Corp. (United States)","Intel Corp., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp. (United States)","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":null,"display_name":"Lixin Zhang","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lixin Zhang","raw_affiliation_strings":["CSMC-HJ Corp. (China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSMC-HJ Corp. (China)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22993592,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4600","issue":null,"first_page":"140","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9775000214576721,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9775000214576721,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.009600000455975533,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.003800000064074993,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vlsi-layout","display_name":"VLSI layout","score":0.9520000219345093},{"id":"https://openalex.org/keywords/yield-improvement","display_name":"yield improvement","score":0.9589999914169312},{"id":"https://openalex.org/keywords/defect-tolerance","display_name":"defect tolerance","score":0.6320000290870667},{"id":"https://openalex.org/keywords/manufacturing-defects","display_name":"manufacturing defects","score":0.9010000228881836},{"id":"https://openalex.org/keywords/compaction","display_name":"compaction","score":0.8730000257492065},{"id":"https://openalex.org/keywords/routing","display_name":"routing","score":0.9760000109672546},{"id":"https://openalex.org/keywords/floorplanning","display_name":"floorplanning","score":0.9929999709129333},{"id":"https://openalex.org/keywords/layout-design","display_name":"layout design","score":0.47699999809265137}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7934726476669312},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6251415610313416},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5476058125495911},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5467005968093872},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.5287052392959595},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5116124749183655},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.504067063331604},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4830232560634613},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4136275053024292},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.398259699344635},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3014255166053772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2913709878921509},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20719951391220093},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.20610037446022034},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09614324569702148},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07156205177307129},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1117/12.444666","doi":"https://doi.org/10.1117/12.444666","is_oa":false,"landing_page_url":"https://doi.org/10.1117/12.444666","pdf_url":null,"source":{"id":"https://openalex.org/S183492911","display_name":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","issn_l":"0277-786X","issn":["0277-786X","1996-756X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310315543","host_organization_name":"SPIE","host_organization_lineage":["https://openalex.org/P4310315543"],"host_organization_lineage_names":["SPIE"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SPIE Proceedings","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4943999946117401,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2106780604","https://openalex.org/W2112018824","https://openalex.org/W82740653","https://openalex.org/W2167163943","https://openalex.org/W2098269199","https://openalex.org/W2143410734","https://openalex.org/W1582472333","https://openalex.org/W7098543576","https://openalex.org/W2136768364","https://openalex.org/W2110532930"],"abstract_inverted_index":{"Advances":[0],"in":[1,17,23,63],"semiconductor":[2],"technology":[3],"allow":[4],"the":[5,15,21,50],"manufacture":[6],"of":[7,12,69],"VLSI":[8],"circuits":[9],"with":[10],"millions":[11],"transistors.":[13],"With":[14],"increase":[16],"chip":[18],"size":[19],"and":[20,66],"decrease":[22],"layout":[24,70],"feature":[25],"size,":[26],"yield":[27,61],"loss":[28],"due":[29],"to":[30,48,53],"manufacturing":[31,54],"defects":[32],"has":[33],"become":[34],"a":[35],"serious":[36],"problem.":[37],"To":[38],"overcome":[39],"this":[40],"problem,":[41],"various":[42],"defect-tolerant":[43],"techniques":[44,59],"have":[45],"been":[46],"developed":[47],"reduce":[49],"design":[51],"sensitivity":[52],"defects.":[55],"This":[56],"paper":[57],"reviews":[58],"for":[60],"enhancement":[62],"compaction,":[64],"routing,":[65],"floorplanning":[67],"stages":[68],"design.":[71]},"counts_by_year":[],"updated_date":"2026-10-14T16:39:01.820549","created_date":"2016-06-24T00:00:00"}