{"id":"https://openalex.org/W2036626964","doi":"https://doi.org/10.1109/fpt.2007.4439239","title":"Unifying FPGA Hardware Development","display_name":"Unifying FPGA Hardware Development","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2036626964","doi":"https://doi.org/10.1109/fpt.2007.4439239","mag":"2036626964"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2007.4439239","doi":"https://doi.org/10.1109/fpt.2007.4439239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2007.4439239","pdf_url":null,"source":{"id":"https://openalex.org/S7407087313","display_name":"International Conference on Field-Programmable Technology (FPT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079250404","display_name":"Jacob A. Bower","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jacob A. Bower","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Imperial College London,#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College London,#TAB#","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035991819","display_name":"Wei Ning Cho","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wei Ning Cho","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Imperial College London,#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College London,#TAB#","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110068140","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X","observed_orcids":["https://orcid.org/0000-0002-6750-927X"]},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Imperial College London,#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College London,#TAB#","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"113","last_page":"120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.0032999999821186066,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0019000000320374966,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga-development","display_name":"FPGA development","score":0.824999988079071},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.6480000019073486},{"id":"https://openalex.org/keywords/ruby","display_name":"ruby","score":0.6710000038146973},{"id":"https://openalex.org/keywords/hardware-generation","display_name":"hardware generation","score":0.4699999988079071},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"hardware acceleration","score":0.3140000104904175}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8203873634338379},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7626235485076904},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.599280834197998},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5820064544677734},{"id":"https://openalex.org/C2777002779","wikidata":"https://www.wikidata.org/wiki/Q42478","display_name":"Perl","level":2,"score":0.5440695285797119},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4972405731678009},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4959050118923187},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4535561203956604},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4502618908882141},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3960784375667572},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37795156240463257},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.32397449016571045},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2007.4439239","doi":"https://doi.org/10.1109/fpt.2007.4439239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2007.4439239","pdf_url":null,"source":{"id":"https://openalex.org/S7407087313","display_name":"International Conference on Field-Programmable Technology (FPT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1481053433","https://openalex.org/W1558739106","https://openalex.org/W1571464835","https://openalex.org/W1820726733","https://openalex.org/W1839902311","https://openalex.org/W1853445766","https://openalex.org/W1932341964","https://openalex.org/W2106332603","https://openalex.org/W2108089272","https://openalex.org/W2112096462","https://openalex.org/W2141546322","https://openalex.org/W2149531582","https://openalex.org/W2158583421","https://openalex.org/W2612093424","https://openalex.org/W4254981974"],"related_works":["https://openalex.org/W115350798","https://openalex.org/W2017524030","https://openalex.org/W7137429934","https://openalex.org/W3002976045","https://openalex.org/W7137596048","https://openalex.org/W2526666515","https://openalex.org/W7007906712","https://openalex.org/W1592272011","https://openalex.org/W1919440574","https://openalex.org/W7035812430"],"abstract_inverted_index":{"In":[0,57],"current":[1],"FPGA":[2,33,100],"development":[3,34],"environments":[4],"complex":[5],"projects":[6],"often":[7],"end":[8],"up":[9],"in":[10,35,82,135],"an":[11,30,62,96],"ad-hoc":[12],"tangle":[13],"of":[14,47,51,65,76,79,123,127],"programming":[15],"systems;":[16],"examples":[17],"include":[18],"Perl,":[19],"Makefiles,":[20],"and":[21,54,69],"Ver-ilog":[22],"and/or":[23],"VHDL.":[24],"To":[25,88],"combat":[26],"this":[27,58,109],"we":[28,60,92,111],"develop":[29],"approach":[31,68],"to":[32,42,95,116,119],"which":[36],"a":[37,70,77],"single":[38],"specification":[39],"is":[40,114],"used":[41],"combine:":[43],"high-and":[44],"low-level":[45],"description":[46],"custom":[48],"hardware,":[49],"parameterisation":[50],"existing":[52,97],"IP":[53],"project":[55],"build.":[56],"paper":[59],"present":[61],"abstract":[63],"overview":[64],"our":[66,128],"unified":[67],"prototype":[71],"implementation":[72],"called":[73],"YAHDL,":[74],"composed":[75],"set":[78],"libraries":[80],"written":[81],"the":[83,121,136],"object-oriented":[84],"software":[85],"language":[86],"Ruby.":[87],"explore":[89],"YAHDL's":[90],"effectiveness":[91],"apply":[93],"it":[94,113],"project,":[98],"creating":[99],"hardware":[101],"designs":[102],"for":[103],"floating-point":[104],"Monte":[105,129],"Carlo":[106,130],"simulations.":[107],"With":[108],"case-study":[110],"show":[112],"possible":[115],"use":[117],"YAHDL":[118],"simplify":[120],"generation":[122],"application":[124],"specific":[125],"instances":[126],"architectures":[131],"while":[132],"achieving":[133],"performance":[134],"200-300":[137],"MHz":[138],"range.":[139]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}