{"id":"https://openalex.org/W2036432007","doi":"https://doi.org/10.1504/ijhpsa.2007.013289","title":"Chip multiprocessor based on data-driven multithreading model","display_name":"Chip multiprocessor based on data-driven multithreading model","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2036432007","doi":"https://doi.org/10.1504/ijhpsa.2007.013289","mag":"2036432007"},"language":"en","primary_location":{"id":"doi:10.1504/ijhpsa.2007.013289","doi":"https://doi.org/10.1504/ijhpsa.2007.013289","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpsa.2007.013289","pdf_url":null,"source":{"id":"https://openalex.org/S174117138","display_name":"International Journal of High Performance Systems Architecture","issn_l":"1751-6528","issn":["1751-6528","1751-6536"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Systems Architecture","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109218173","display_name":"Kyriakos Stavrou","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Kyriakos Stavrou","raw_affiliation_strings":["","Department of Computer Science, University of Cyprus, Nicosia 1678, Cyprus"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]},{"raw_affiliation_string":"Department of Computer Science, University of Cyprus, Nicosia 1678, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068473155","display_name":"Costas Kyriacou","orcid":"https://orcid.org/0000-0002-9723-2689","observed_orcids":["https://orcid.org/0000-0002-9723-2689"]},"institutions":[{"id":"https://openalex.org/I38552033","display_name":"Frederick University","ror":"https://ror.org/05d8tf882","country_code":"CY","type":"education","lineage":["https://openalex.org/I38552033"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Costas Kyriacou","raw_affiliation_strings":["","Department of Computer Engineering, Frederick Institute of Technology, Nicosia 1036, Cyprus.#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]},{"raw_affiliation_string":"Department of Computer Engineering, Frederick Institute of Technology, Nicosia 1036, Cyprus.#TAB#","institution_ids":["https://openalex.org/I38552033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079277610","display_name":"Paraskevas Evripidou","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Paraskevas Evripidou","raw_affiliation_strings":["","Department of Computer Science, University of Cyprus, Nicosia 1678, Cyprus"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]},{"raw_affiliation_string":"Department of Computer Science, University of Cyprus, Nicosia 1678, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043427541","display_name":"Pedro Trancoso","orcid":"https://orcid.org/0000-0002-2776-9253","observed_orcids":["https://orcid.org/0000-0002-2776-9253"]},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Pedro Trancoso","raw_affiliation_strings":["","Department of Computer Science, University of Cyprus, Nicosia 1678, Cyprus"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]},{"raw_affiliation_string":"Department of Computer Science, University of Cyprus, Nicosia 1678, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4429,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.90962209,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":"1","issue":"1","first_page":"34","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"multi-core processors","score":0.8650000095367432},{"id":"https://openalex.org/keywords/multithreading","display_name":"multithreading","score":0.6650000214576721},{"id":"https://openalex.org/keywords/memory-wall","display_name":"memory wall","score":0.7889999747276306},{"id":"https://openalex.org/keywords/power-wall","display_name":"power wall","score":0.7509999871253967},{"id":"https://openalex.org/keywords/runtime-systems","display_name":"runtime systems","score":0.7360000014305115},{"id":"https://openalex.org/keywords/synchronization-overhead","display_name":"synchronization overhead","score":0.7749999761581421},{"id":"https://openalex.org/keywords/processor-architecture","display_name":"processor architecture","score":0.8029999732971191}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9169018268585205},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.881914496421814},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.8548134565353394},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7300944328308105},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.7163246273994446},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6652615070343018},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.6545978784561157},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6268583536148071},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.45380452275276184},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3940233588218689},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3922354578971863},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.1956077218055725},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18325194716453552}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1504/ijhpsa.2007.013289","doi":"https://doi.org/10.1504/ijhpsa.2007.013289","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpsa.2007.013289","pdf_url":null,"source":{"id":"https://openalex.org/S174117138","display_name":"International Journal of High Performance Systems Architecture","issn_l":"1751-6528","issn":["1751-6528","1751-6536"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Systems Architecture","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W12610314","https://openalex.org/W1519848102","https://openalex.org/W1537426568","https://openalex.org/W1586800019","https://openalex.org/W1758832012","https://openalex.org/W1936682962","https://openalex.org/W2010556856","https://openalex.org/W2018885404","https://openalex.org/W2023377702","https://openalex.org/W2032094184","https://openalex.org/W2056893810","https://openalex.org/W2077356422","https://openalex.org/W2102727118","https://openalex.org/W2110989731","https://openalex.org/W2119511297","https://openalex.org/W2120230074","https://openalex.org/W2126554043","https://openalex.org/W2128893039","https://openalex.org/W2134715867","https://openalex.org/W2142501881","https://openalex.org/W2144430894","https://openalex.org/W2145021036","https://openalex.org/W2147345262","https://openalex.org/W2149135813","https://openalex.org/W2153767337","https://openalex.org/W2157373341","https://openalex.org/W2162273319","https://openalex.org/W2164789075","https://openalex.org/W2168715341","https://openalex.org/W2170653240","https://openalex.org/W2171532807","https://openalex.org/W2173304276","https://openalex.org/W2249344705","https://openalex.org/W3141213637","https://openalex.org/W3142830919"],"related_works":["https://openalex.org/W2023377702","https://openalex.org/W2164789075","https://openalex.org/W1607198306","https://openalex.org/W7100690544","https://openalex.org/W2149135813","https://openalex.org/W7098035564","https://openalex.org/W7097800243","https://openalex.org/W7100299684","https://openalex.org/W2587659698","https://openalex.org/W2150543080"],"abstract_inverted_index":{"Although":[0],"the":[1,62,95,107,115,121,134,138,145,150,167,186],"dataflow":[2,96],"model":[3,58,97,140],"of":[4,41,98,106,136,159,179],"execution,":[5,99],"with":[6],"its":[7,124],"obvious":[8],"benefits,":[9],"has":[10,18,79],"been":[11,21,80],"proposed":[12],"for":[13,192],"a":[14,56,85,92,154,174],"long":[15],"time,":[16],"it":[17,112],"not":[19],"yet":[20],"successfully":[22],"exploited.":[23],"Nevertheless,":[24],"as":[25,73,75],"traditional":[26],"systems":[27],"have":[28],"recently":[29],"started":[30],"to":[31,90,94,143],"reach":[32],"their":[33,76],"limits":[34],"in":[35,84,177],"delivering":[36],"higher":[37,157],"performance,":[38],"new":[39],"models":[40],"execution":[42],"that":[43,59,82],"use":[44],"dataflow-like":[45,86],"concepts":[46],"are":[47,71],"being":[48],"studied.":[49],"Among":[50],"these,":[51],"Data-Driven":[52],"Multithreading":[53],"(DDM)":[54],"is":[55],"multithreading":[57],"effectively":[60],"hides":[61],"communication":[63],"delay":[64],"and":[65,128,149,161,182],"synchronisation":[66],"overheads.":[67],"In":[68,88,110],"DDM":[69,108,122,139],"threads":[70],"scheduled":[72],"soon":[74],"input":[77],"data":[78],"produced,":[81],"is,":[83],"way.":[87],"addition":[89],"presenting":[91],"motivation":[93],"this":[100],"paper":[101],"also":[102],"presents":[103],"an":[104,189],"overview":[105],"project.":[109],"particular,":[111],"focuses":[113],"on":[114],"Chip":[116],"Multiprocessor":[117],"(CMP)":[118],"implementation":[119],"using":[120],"model,":[123],"hardware,":[125],"run-time":[126],"system":[127],"performance":[129],"evaluation.":[130],"The":[131],"DDM-CMP":[132,187],"inherits":[133],"benefits":[135],"both":[137,180],"which":[141,152],"allows":[142],"overcome":[144],"memory":[146],"wall":[147],"limitation":[148],"CMP":[151],"offers":[153],"simpler":[155],"design,":[156],"degree":[158],"parallelism":[160],"larger":[162],"power-performance":[163],"efficiency,":[164],"therefore":[165],"overcoming":[166],"power":[168,183],"wall.":[169],"Preliminary":[170],"experimental":[171],"results":[172],"show":[173],"significant":[175],"benefit":[176],"terms":[178],"speedup":[181],"consumption,":[184],"making":[185],"architecture":[188,191],"attractive":[190],"future":[193],"processors.":[194]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}