{"id":"https://openalex.org/W2034468751","doi":"https://doi.org/10.1145/800139.804594","title":"A multiple delay simulator for MOS LSI circuits","display_name":"A multiple delay simulator for MOS LSI circuits","publication_year":1980,"publication_date":"1980-01-01","ids":{"openalex":"https://openalex.org/W2034468751","doi":"https://doi.org/10.1145/800139.804594","mag":"2034468751"},"language":"en","primary_location":{"id":"doi:10.1145/800139.804594","doi":"https://doi.org/10.1145/800139.804594","is_oa":true,"landing_page_url":"https://doi.org/10.1145/800139.804594","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/800139.804594","source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the seventeenth design automation conference on Design automation - DAC '80","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/800139.804594","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051224932","display_name":"H. N. Nham","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"H. N. Nham","raw_affiliation_strings":["","Bell Laboratories Murray Hill NJ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]},{"raw_affiliation_string":"Bell Laboratories Murray Hill NJ","institution_ids":[]}]},{"author_position":"last","author":{"id":null,"display_name":"A. K. Bose","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. K. Bose","raw_affiliation_strings":["","Bell Labs., Inc., Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]},{"raw_affiliation_string":"Bell Labs., Inc., Murray Hill, NJ, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":12.5862,"has_fulltext":true,"cited_by_count":49,"citation_normalized_percentile":{"value":0.99389098,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"610","last_page":"617"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6327999830245972,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6327999830245972,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.2930000126361847,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.025499999523162842,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/device-characteristics","display_name":"device characteristics","score":0.4869999885559082},{"id":"https://openalex.org/keywords/design-verification","display_name":"design verification","score":0.8240000009536743}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.662950336933136},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.5407867431640625},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5402671098709106},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5321881771087646},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.4930247962474823},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.490092396736145},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4252089560031891},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3949801027774811},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3334273397922516},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2404519021511078},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1966676414012909},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11369329690933228},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0957770049571991}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/800139.804594","doi":"https://doi.org/10.1145/800139.804594","is_oa":true,"landing_page_url":"https://doi.org/10.1145/800139.804594","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/800139.804594","source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the seventeenth design automation conference on Design automation - DAC '80","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/800139.804594","doi":"https://doi.org/10.1145/800139.804594","is_oa":true,"landing_page_url":"https://doi.org/10.1145/800139.804594","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/800139.804594","source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the seventeenth design automation conference on Design automation - DAC '80","raw_type":"proceedings-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2034468751.pdf","grobid_xml":"https://content.openalex.org/works/W2034468751.grobid-xml"},"referenced_works_count":10,"referenced_works":["https://openalex.org/W1967211398","https://openalex.org/W1983839005","https://openalex.org/W2035588661","https://openalex.org/W2075033121","https://openalex.org/W2119759405","https://openalex.org/W2159792531","https://openalex.org/W2611728861","https://openalex.org/W4238188341","https://openalex.org/W4248267386","https://openalex.org/W6736970722"],"related_works":["https://openalex.org/W2796739454","https://openalex.org/W1992685522","https://openalex.org/W4254062217","https://openalex.org/W1861013683","https://openalex.org/W1970339501","https://openalex.org/W7058432185","https://openalex.org/W4248267386","https://openalex.org/W2142154788","https://openalex.org/W2016336469","https://openalex.org/W2118273800"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3],"multiple":[4],"delay":[5],"simulator":[6,16,51],"for":[7,14,56],"MOS":[8,18],"LSI":[9,62],"circuits.":[10],"The":[11,50],"basic":[12],"primitives":[13],"this":[15],"are":[17,24,32,40],"transistor":[19],"structures":[20],"where":[21],"the":[22,57],"transistors":[23],"evaluated":[25],"logically.":[26],"Integer":[27],"rise":[28],"and":[29,37,47],"fall":[30],"delays":[31,39],"associated":[33],"with":[34],"each":[35],"transition":[36],"these":[38],"computed":[41],"automatically":[42],"based":[43],"on":[44],"device":[45],"characteristics":[46],"circuit":[48],"capacitances.":[49],"has":[52],"been":[53],"extensively":[54],"used":[55],"design":[58],"verification":[59],"of":[60],"production":[61],"chips.":[63]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}