{"id":"https://openalex.org/W2031398716","doi":"https://doi.org/10.1145/237578.237635","title":"Improving single-process performance with multithreaded processors","display_name":"Improving single-process performance with multithreaded processors","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W2031398716","doi":"https://doi.org/10.1145/237578.237635","mag":"2031398716"},"language":"en","primary_location":{"id":"doi:10.1145/237578.237635","doi":"https://doi.org/10.1145/237578.237635","is_oa":true,"landing_page_url":"https://doi.org/10.1145/237578.237635","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/237578.237635","source":{"id":"https://openalex.org/S4306419857","display_name":"International Conference on Supercomputing","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th international conference on Supercomputing - ICS '96","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/237578.237635","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022360671","display_name":"Alexandre Farcy","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I195731000","display_name":"Universit\u00e9 de Versailles Saint-Quentin-en-Yvelines","ror":"https://ror.org/03mkjjy25","country_code":"FR","type":"education","lineage":["https://openalex.org/I195731000","https://openalex.org/I277688954"]},{"id":"https://openalex.org/I4210165330","display_name":"Institut Lavoisier de Versailles","ror":"https://ror.org/05mzd8v39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I195731000","https://openalex.org/I277688954","https://openalex.org/I4210128300","https://openalex.org/I4210165330"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alexandre Farcy","raw_affiliation_strings":["Universit\u00e9 de Versailles, 45 avenue des Etats-Unis, 78000 Versailles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Versailles, 45 avenue des Etats-Unis, 78000 Versailles, France","institution_ids":["https://openalex.org/I195731000","https://openalex.org/I4210165330"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040252809","display_name":"Olivier Temam","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I195731000","display_name":"Universit\u00e9 de Versailles Saint-Quentin-en-Yvelines","ror":"https://ror.org/03mkjjy25","country_code":"FR","type":"education","lineage":["https://openalex.org/I195731000","https://openalex.org/I277688954"]},{"id":"https://openalex.org/I4210165330","display_name":"Institut Lavoisier de Versailles","ror":"https://ror.org/05mzd8v39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I195731000","https://openalex.org/I277688954","https://openalex.org/I4210128300","https://openalex.org/I4210165330"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Temam","raw_affiliation_strings":["Universit\u00e9 de Versailles, 45 avenue des Etats-Unis, 78000 Versailles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Versailles, 45 avenue des Etats-Unis, 78000 Versailles, France","institution_ids":["https://openalex.org/I195731000","https://openalex.org/I4210165330"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5368,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.62715517,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"350","last_page":"357"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multithreaded-processors","display_name":"multithreaded processors","score":0.9980000257492065},{"id":"https://openalex.org/keywords/automatic-parallelization","display_name":"automatic parallelization","score":0.8610000014305115},{"id":"https://openalex.org/keywords/superscalar-processors","display_name":"superscalar processors","score":0.9010000228881836},{"id":"https://openalex.org/keywords/processor-architecture","display_name":"processor architecture","score":0.6840000152587891},{"id":"https://openalex.org/keywords/instruction-throughput","display_name":"instruction throughput","score":0.5889999866485596},{"id":"https://openalex.org/keywords/functional-unit-utilization","display_name":"functional unit utilization","score":0.8119999766349792},{"id":"https://openalex.org/keywords/performance-bottlenecks","display_name":"performance bottlenecks","score":0.8130000233650208}],"concepts":[{"id":"https://openalex.org/C2778805511","wikidata":"https://www.wikidata.org/wiki/Q1713","display_name":"Citation","level":2,"score":0.6669710278511047},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5681729316711426},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4453168213367462},{"id":"https://openalex.org/C15708023","wikidata":"https://www.wikidata.org/wiki/Q80083","display_name":"Humanities","level":1,"score":0.37089651823043823},{"id":"https://openalex.org/C161191863","wikidata":"https://www.wikidata.org/wiki/Q199655","display_name":"Library science","level":1,"score":0.32720351219177246},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20740637183189392},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.20732077956199646}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/237578.237635","doi":"https://doi.org/10.1145/237578.237635","is_oa":true,"landing_page_url":"https://doi.org/10.1145/237578.237635","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/237578.237635","source":{"id":"https://openalex.org/S4306419857","display_name":"International Conference on Supercomputing","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th international conference on Supercomputing - ICS '96","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.49.4733","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.49.4733","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.masi.uvsq.fr/~temam/Articles/FaTe96.ps.gz","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/237578.237635","doi":"https://doi.org/10.1145/237578.237635","is_oa":true,"landing_page_url":"https://doi.org/10.1145/237578.237635","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/237578.237635","source":{"id":"https://openalex.org/S4306419857","display_name":"International Conference on Supercomputing","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th international conference on Supercomputing - ICS '96","raw_type":"proceedings-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2031398716.pdf","grobid_xml":"https://content.openalex.org/works/W2031398716.grobid-xml"},"referenced_works_count":21,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1586651417","https://openalex.org/W1977214734","https://openalex.org/W1991501286","https://openalex.org/W2000547159","https://openalex.org/W2006090396","https://openalex.org/W2015370755","https://openalex.org/W2034533498","https://openalex.org/W2096816911","https://openalex.org/W2097699872","https://openalex.org/W2101735776","https://openalex.org/W2109678121","https://openalex.org/W2120230074","https://openalex.org/W2120734674","https://openalex.org/W2121774351","https://openalex.org/W2126040951","https://openalex.org/W2144037940","https://openalex.org/W2152496451","https://openalex.org/W2168109794","https://openalex.org/W2169248772","https://openalex.org/W2296006986"],"related_works":["https://openalex.org/W2082095315","https://openalex.org/W1535279623","https://openalex.org/W159527295","https://openalex.org/W3142147837","https://openalex.org/W2163715620","https://openalex.org/W2007303637","https://openalex.org/W2068355335","https://openalex.org/W2913446311","https://openalex.org/W7098672890","https://openalex.org/W2120682365"],"abstract_inverted_index":{"Mukithreaded":[0],"processors":[1,41,59,204],"are":[2],"an":[3,46],"attractive":[4],"alternative":[5],"to":[6,10,17,56,77,88,97,173,177,185],"superscalar":[7,40,80,151],"processors.Their":[8],"ability":[9,87],"handle":[11],"multiple":[12],"threads":[13,70,108],"simultaneously":[14],"is":[15,95,125,195],"likely":[16],"result":[18],"in":[19,45,75,197],"higher":[20],"instruction":[21],"throughput":[22],"andinbetter":[23],"utilization":[24],"of":[25,39,53,122,129,150,208],"functional":[26],"units,":[27],"though":[28],"they":[29,82],"can":[30,183],"still":[31],"benefit":[32],"from":[33],"many":[34,148],"(hardware":[35],"and":[36,42,136,145],"software)":[37],"functionalities":[38],"thus":[43],"consist":[44],"evolution":[47],"rather":[48],"than":[49],"a":[50,104,153],"radical":[51],"transformation":[52],"current":[54,180],"processors.However,":[55],"date,":[57],"multithreaded":[58,154,203],"have":[60,168],"been":[61,170],"mostly":[62,169],"shown":[63],"capable":[64],"ofimproving":[65],"theperformance":[66],"ofmultiple-process":[67],"workloads,":[68],"i.e.":[69],"with":[71,79,187],"independent":[72],"contexts,":[73],"but":[74],"order":[76],"compete":[78],"processors,":[81,152],"must":[83],"also":[84],"prove":[85],"their":[86,209],"improve":[89,98],"single-process":[90,99,213],"performance.In":[91],"this":[92,123],"article,":[93],"it":[94],"proposed":[96],"performance":[100,206],"by":[101,146,161],"simply":[102],"pamllelizing":[103],"process":[105],"over":[106],"several":[107],"sharing":[109],"the":[110,127],"same":[111],"context,":[112],"using":[113],"automatic":[114],"parallelization":[115],"techniques":[116],"already":[117],"available":[118],"for":[119],"multiprocessors.The":[120],"purpose":[121],"article":[124],"toanalyze":[126],"impact":[128,190],"shared-context":[130,188],"worfdoads":[131],"on":[132,164],"both":[133],"processor":[134,137,155],"architecture":[135,194],"performance.On":[138],"afh-st":[139],"hand,":[140],"basedon":[141],"previous":[142],"research":[143],"works":[144],"reusing":[147],"components":[149],"architectureis":[156],"defined.Then,":[157],"considering":[158],"theissues":[159],"raised":[160],"sharedcontext":[162],"workloads":[163,192],"data":[165],"cache":[166,181],"architectures":[167,182],"ignored":[171],"up":[172],"now,":[174],"we":[175],"attempt":[176],"determine":[178],"how":[179],"evolve":[184],"cope":[186],"workloads.The":[189],"ofshared":[191],"onthis":[193],"analyzed":[196],"details,":[198],"showing":[199],"that,":[200],"like":[201],"multiprocessors,":[202],"exhibit":[205],"bottlenecks":[207],"own":[210],"that":[211],"limit":[212],"speedups.":[214]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}