{"id":"https://openalex.org/W2023699990","doi":"https://doi.org/10.1109/itcc.2005.25","title":"A parallelized design for an elliptic curve cryptosystem coprocessor","display_name":"A parallelized design for an elliptic curve cryptosystem coprocessor","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2023699990","doi":"https://doi.org/10.1109/itcc.2005.25","mag":"2023699990"},"language":"en","primary_location":{"id":"doi:10.1109/itcc.2005.25","doi":"https://doi.org/10.1109/itcc.2005.25","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itcc.2005.25","pdf_url":null,"source":{"id":"https://openalex.org/S7407086144","display_name":"International Conference on Information Technology: Coding and Computing (ITCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070889652","display_name":"F. Sozzani","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Sozzani","raw_affiliation_strings":["STMicroelectronics, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021688317","display_name":"Guido Bertoni","orcid":"https://orcid.org/0000-0002-5122-1589","observed_orcids":["https://orcid.org/0000-0002-5122-1589"]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Bertoni","raw_affiliation_strings":["STMicroelectronics, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039076097","display_name":"S. Turcato","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Turcato","raw_affiliation_strings":["Politecnico di Milano, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006809009","display_name":"Luca Breveglieri","orcid":"https://orcid.org/0000-0001-5294-6840","observed_orcids":["https://orcid.org/0000-0001-5294-6840"]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Breveglieri","raw_affiliation_strings":["STMicroelectronics, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1642,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.87732507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"626","last_page":"630 Vol. 1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2607","display_name":"Discrete Mathematics and Combinatorics"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/elliptic-curve-cryptography","display_name":"elliptic curve cryptography","score":0.9980000257492065},{"id":"https://openalex.org/keywords/coprocessor","display_name":"coprocessor","score":0.7879999876022339},{"id":"https://openalex.org/keywords/parallel-architecture","display_name":"parallel architecture","score":0.8019999861717224},{"id":"https://openalex.org/keywords/functional-units","display_name":"functional units","score":0.6449999809265137},{"id":"https://openalex.org/keywords/throughput","display_name":"throughput","score":0.8690000176429749},{"id":"https://openalex.org/keywords/vlsi-implementation","display_name":"VLSI implementation","score":0.7549999952316284},{"id":"https://openalex.org/keywords/rsa-comparison","display_name":"RSA comparison","score":0.6990000009536743},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"hardware acceleration","score":0.3230000138282776}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7958501577377319},{"id":"https://openalex.org/C167615521","wikidata":"https://www.wikidata.org/wiki/Q1048911","display_name":"Elliptic curve cryptography","level":4,"score":0.6978331804275513},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.6895110607147217},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6338895559310913},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6070533990859985},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5610844492912292},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.55907142162323},{"id":"https://openalex.org/C197966572","wikidata":"https://www.wikidata.org/wiki/Q915079","display_name":"Elliptic Curve Digital Signature Algorithm","level":5,"score":0.5259416699409485},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5024361610412598},{"id":"https://openalex.org/C6295992","wikidata":"https://www.wikidata.org/wiki/Q976521","display_name":"Cryptosystem","level":3,"score":0.496023029088974},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.46009132266044617},{"id":"https://openalex.org/C2983609787","wikidata":"https://www.wikidata.org/wiki/Q10534782","display_name":"Software implementation","level":3,"score":0.4402029812335968},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4393848478794098},{"id":"https://openalex.org/C198690329","wikidata":"https://www.wikidata.org/wiki/Q15702839","display_name":"Curve25519","level":5,"score":0.4391814172267914},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4351114332675934},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4037854075431824},{"id":"https://openalex.org/C203062551","wikidata":"https://www.wikidata.org/wiki/Q201339","display_name":"Public-key cryptography","level":3,"score":0.2212887406349182},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17374703288078308},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.17040562629699707},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1627613604068756},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09475037455558777},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/itcc.2005.25","doi":"https://doi.org/10.1109/itcc.2005.25","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itcc.2005.25","pdf_url":null,"source":{"id":"https://openalex.org/S7407086144","display_name":"International Conference on Information Technology: Coding and Computing (ITCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/266821","doi":null,"is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/266821","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1487765632","https://openalex.org/W1493873707","https://openalex.org/W1522228241","https://openalex.org/W1594989196","https://openalex.org/W1860992226","https://openalex.org/W2033770849","https://openalex.org/W2100879064","https://openalex.org/W2139813613","https://openalex.org/W2156460937","https://openalex.org/W6631260050"],"related_works":["https://openalex.org/W2348513199","https://openalex.org/W1993176221","https://openalex.org/W2119688981","https://openalex.org/W2300226053","https://openalex.org/W2021211179","https://openalex.org/W2136689025","https://openalex.org/W2083408041","https://openalex.org/W2559812431","https://openalex.org/W88866664","https://openalex.org/W2102271599"],"abstract_inverted_index":{"In":[0],"many":[1],"applications":[2],"a":[3,28,37,57],"software":[4],"implementation":[5,31],"of":[6,39,45,60],"ECC":[7,71],"(elliptic":[8],"curve":[9],"cryptography)":[10],"might":[11],"be":[12],"inappropriate":[13],"due":[14],"to":[15,41,50],"performance":[16],"requirements,":[17],"therefore":[18],"hardware":[19,30],"implementations":[20,72],"are":[21],"needed.":[22],"We":[23],"present":[24],"some":[25,66],"results":[26],"about":[27],"novel":[29],"for":[32],"ECC,":[33],"that":[34],"introduces":[35],"also":[36],"form":[38],"parallelism":[40],"maximize":[42],"the":[43,52],"use":[44],"function":[46],"units":[47],"and":[48,69],"hence":[49],"improve":[51],"throughput.":[53],"Then":[54],"we":[55],"propose":[56],"comprehensive":[58],"comparison":[59],"this":[61],"new":[62],"architecture":[63],"with":[64],"both":[65],"RSA":[67],"architectures":[68],"other":[70],"in":[73],"ASIC":[74],"VLSI":[75],"technology.":[76]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}