{"id":"https://openalex.org/W202289733","doi":"https://doi.org/10.1007/978-1-4613-2007-4_5","title":"Towards a framework for dealing with system timing in Very High Level Silicon Compilers","display_name":"Towards a framework for dealing with system timing in Very High Level Silicon Compilers","publication_year":1988,"publication_date":"1988-01-01","ids":{"openalex":"https://openalex.org/W202289733","doi":"https://doi.org/10.1007/978-1-4613-2007-4_5","mag":"202289733"},"language":"en","primary_location":{"id":"doi:10.1007/978-1-4613-2007-4_5","doi":"https://doi.org/10.1007/978-1-4613-2007-4_5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4613-2007-4_5","pdf_url":null,"source":{"id":"https://openalex.org/S4210213674","display_name":"Kluwer international series in engineering and computer science","issn_l":"0893-3405","issn":["0893-3405"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Kluwer International Series in Engineering and Computer Science","raw_type":"book-chapter"},"volume":{"id":"https://openalex.org/W647911039","display_name":"VLSI Specification, Verification and Synthesis"},"type":"book-chapter","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109324539","display_name":"Pasupathi A. Subrahmanyam","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. A. Subrahmanyam","raw_affiliation_strings":["AT&T Bell Laboratories, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT&T Bell Laboratories, USA","institution_ids":["https://openalex.org/I1283103587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5109324539"],"corresponding_institution_ids":["https://openalex.org/I1283103587"],"apc_list":null,"apc_paid":null,"fwci":3.6517,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.91666667,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":92},"biblio":{"volume":null,"issue":null,"first_page":"159","last_page":"215"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7577999830245972,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7577999830245972,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.22130000591278076,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.012500000186264515,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vlsi-design","display_name":"VLSI design","score":0.6690000295639038},{"id":"https://openalex.org/keywords/asynchronous-circuits","display_name":"asynchronous circuits","score":0.9380000233650208},{"id":"https://openalex.org/keywords/stability-constraints","display_name":"stability constraints","score":0.5529999732971191},{"id":"https://openalex.org/keywords/resource-allocation","display_name":"resource allocation","score":0.7649999856948853},{"id":"https://openalex.org/keywords/computation-scheduling","display_name":"computation scheduling","score":0.9089999794960022},{"id":"https://openalex.org/keywords/power-and-area-optimization","display_name":"power and area optimization","score":0.8119999766349792},{"id":"https://openalex.org/keywords/time-constraints","display_name":"time constraints","score":0.4909999966621399}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7646764516830444},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6774952411651611},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6747630834579468},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6578042507171631},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5806583762168884},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4809809923171997},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4677187502384186},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.4642854928970337},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43914759159088135},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.42681753635406494},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4267708659172058},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4009823203086853},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.38891127705574036},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2711254358291626},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.17230060696601868},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1706591248512268},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.143671452999115},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.13492143154144287},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08941206336021423},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-1-4613-2007-4_5","doi":"https://doi.org/10.1007/978-1-4613-2007-4_5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4613-2007-4_5","pdf_url":null,"source":{"id":"https://openalex.org/S4210213674","display_name":"Kluwer international series in engineering and computer science","issn_l":"0893-3405","issn":["0893-3405"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Kluwer International Series in Engineering and Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W78199529","https://openalex.org/W162421146","https://openalex.org/W778806555","https://openalex.org/W959963806","https://openalex.org/W1569550779","https://openalex.org/W1830893350","https://openalex.org/W1989609306","https://openalex.org/W1992516368","https://openalex.org/W2006097283","https://openalex.org/W2038569232","https://openalex.org/W2059454390","https://openalex.org/W2074881995","https://openalex.org/W2108971405","https://openalex.org/W2150090234","https://openalex.org/W2176106924","https://openalex.org/W4231063756","https://openalex.org/W4231690694","https://openalex.org/W4236999695","https://openalex.org/W4239400817"],"related_works":["https://openalex.org/W1795974572","https://openalex.org/W2143507366","https://openalex.org/W2116044284","https://openalex.org/W1872249084","https://openalex.org/W83754960","https://openalex.org/W622253553","https://openalex.org/W1588652695","https://openalex.org/W2044277147","https://openalex.org/W2071271627","https://openalex.org/W7101108381"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}