{"id":"https://openalex.org/W2020667491","doi":"https://doi.org/10.1109/vlsi-dat.2014.6834921","title":"Apply high-level synthesis design and verification methodology on floating-point unit implementation","display_name":"Apply high-level synthesis design and verification methodology on floating-point unit implementation","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W2020667491","doi":"https://doi.org/10.1109/vlsi-dat.2014.6834921","mag":"2020667491"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2014.6834921","doi":"https://doi.org/10.1109/vlsi-dat.2014.6834921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2014.6834921","pdf_url":null,"source":{"id":"https://openalex.org/S4306420232","display_name":"International Symposium on VLSI Design, Automation and Test","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Chia-I Chen","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-I Chen","raw_affiliation_strings":["Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079782020","display_name":"Chin-Yeh Yu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin-Yeh Yu","raw_affiliation_strings":["Realtek Semiconductor Corp, Hsinchu, Taiwan","Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corp, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]},{"raw_affiliation_string":"Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067198078","display_name":"Yen-Ju Lu","orcid":"https://orcid.org/0000-0001-8400-4188","observed_orcids":["https://orcid.org/0000-0001-8400-4188"]},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Ju Lu","raw_affiliation_strings":["Realtek Semiconductor Corp, Hsinchu, Taiwan","Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corp, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]},{"raw_affiliation_string":"Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102066701","display_name":"Chi-Feng Wu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Feng Wu","raw_affiliation_strings":["Realtek Semiconductor Corp, Hsinchu, Taiwan","Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corp, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]},{"raw_affiliation_string":"Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I901624438"],"apc_list":null,"apc_paid":null,"fwci":0.2112,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.36795995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"high-level synthesis","score":0.996999979019165},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"floating-point unit","score":0.9959999918937683},{"id":"https://openalex.org/keywords/hardware-design-flow","display_name":"hardware design flow","score":0.6000000238418579},{"id":"https://openalex.org/keywords/hardware-verification","display_name":"hardware verification","score":0.7210000157356262},{"id":"https://openalex.org/keywords/result-quality","display_name":"quality of results","score":0.7129999995231628}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.897183895111084},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7763057947158813},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7088713645935059},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6207147836685181},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5242550373077393},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.497348815202713},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4440717101097107},{"id":"https://openalex.org/C204983608","wikidata":"https://www.wikidata.org/wiki/Q2111958","display_name":"Productivity","level":2,"score":0.41838058829307556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4045501947402954},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3380741477012634},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20828869938850403},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2014.6834921","doi":"https://doi.org/10.1109/vlsi-dat.2014.6834921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2014.6834921","pdf_url":null,"source":{"id":"https://openalex.org/S4306420232","display_name":"International Symposium on VLSI Design, Automation and Test","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1587217691","https://openalex.org/W1601585824","https://openalex.org/W1607765501","https://openalex.org/W2129183345","https://openalex.org/W2482246557","https://openalex.org/W2493328864"],"related_works":["https://openalex.org/W7047319640","https://openalex.org/W4400764163","https://openalex.org/W85522907","https://openalex.org/W7047222818","https://openalex.org/W2182678152","https://openalex.org/W2955129111","https://openalex.org/W3186445740","https://openalex.org/W1905101075","https://openalex.org/W2033893025","https://openalex.org/W2296232320"],"abstract_inverted_index":{"For":[0],"decades,":[1],"several":[2],"researchers":[3],"in":[4],"both":[5],"academic":[6],"and":[7,18,49,91],"industrial":[8],"dedicate":[9],"to":[10,32,72],"reduce":[11],"the":[12,29,35,56,64,89,92,98],"widen":[13],"gap":[14],"between":[15],"technology":[16],"capabilities":[17],"productivity":[19],"of":[20,28,79,88,100],"hardware":[21],"designer.":[22],"HLS":[23,45,80],"(high-level":[24],"synthesis)":[25],"is":[26,81],"one":[27],"promising":[30],"possibilities":[31],"speed":[33],"up":[34],"product":[36],"development":[37],"time.":[38],"In":[39],"this":[40,101],"paper,":[41],"we":[42],"propose":[43],"a":[44,68],"framework.":[46,58],"Then":[47],"design":[48,61],"verify":[50],"an":[51],"FPU":[52,93],"(floating-point":[53],"unit)":[54],"via":[55],"proposed":[57],"The":[59],"target":[60],"goes":[62],"through":[63],"entire":[65],"flow":[66],"from":[67],"behavioral":[69],"model":[70],"down":[71],"gate-level":[73],"netlist.":[74],"Discussion":[75],"on":[76],"general":[77],"issues":[78],"provided":[82],"as":[83],"experience":[84],"sharing.":[85],"QoR":[86],"(quality-of-result)":[87],"framework":[90],"are":[94],"also":[95],"evaluated":[96],"at":[97],"end":[99],"article.":[102]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}