{"id":"https://openalex.org/W2019701892","doi":"https://doi.org/10.1109/iccd.2011.6081427","title":"An energy- and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems","display_name":"An energy- and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2019701892","doi":"https://doi.org/10.1109/iccd.2011.6081427","mag":"2019701892"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2011.6081427","doi":"https://doi.org/10.1109/iccd.2011.6081427","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081427","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054714238","display_name":"Hyung Gyu Lee","orcid":"https://orcid.org/0000-0003-2596-7130","observed_orcids":["https://orcid.org/0000-0003-2596-7130"]},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyung Gyu Lee","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101606377","display_name":"Seung-Cheol Baek","orcid":"https://orcid.org/0009-0007-1624-4586","observed_orcids":["https://orcid.org/0009-0007-1624-4586"]},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seungcheol Baek","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035714231","display_name":"Chrysostomos A. Nicopoulos","orcid":"https://orcid.org/0000-0001-6389-6068","observed_orcids":["https://orcid.org/0000-0001-6389-6068"]},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Chrysostomos Nicopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Cyprus, Cyprus"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Cyprus, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100632171","display_name":"Jong\u2010Man Kim","orcid":"https://orcid.org/0000-0003-0812-2507","observed_orcids":["https://orcid.org/0000-0003-0812-2507"]},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jongman Kim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9322,"has_fulltext":false,"cited_by_count":51,"citation_normalized_percentile":{"value":0.70881384,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"381","last_page":"387"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9634000062942505,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9634000062942505,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.012799999676644802,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.00559999980032444,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"phase-change memory","score":0.9509999752044678},{"id":"https://openalex.org/keywords/energy-delay-product","display_name":"energy-delay product","score":0.8489999771118164},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.6110000014305115},{"id":"https://openalex.org/keywords/write-performance","display_name":"write performance","score":0.8510000109672546},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"memory hierarchy","score":0.42800000309944153},{"id":"https://openalex.org/keywords/low-power-memory","display_name":"low-power memory","score":0.6100000143051147}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8547616600990295},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.741566002368927},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7228274345397949},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5877538919448853},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5538255572319031},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4792056977748871},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4571741223335266},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4488697648048401},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.432503879070282},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39230796694755554},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.33196622133255005},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30122876167297363},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.2382025420665741},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.20011356472969055},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18085044622421265},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18065568804740906},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17804226279258728},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12103703618049622},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2011.6081427","doi":"https://doi.org/10.1109/iccd.2011.6081427","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081427","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.75},{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5378999710083008}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1987201308","https://openalex.org/W2015966716","https://openalex.org/W2032091965","https://openalex.org/W2048588974","https://openalex.org/W2052677323","https://openalex.org/W2073996414","https://openalex.org/W2102449048","https://openalex.org/W2107400562","https://openalex.org/W2110860124","https://openalex.org/W2111397647","https://openalex.org/W2114139104","https://openalex.org/W2124306283","https://openalex.org/W2134807578","https://openalex.org/W2135393827","https://openalex.org/W2166446045","https://openalex.org/W6677228249"],"related_works":["https://openalex.org/W2105112345","https://openalex.org/W2129780913","https://openalex.org/W3215043440","https://openalex.org/W2560746075","https://openalex.org/W2185294210","https://openalex.org/W2123815799","https://openalex.org/W2404992208","https://openalex.org/W7097905177","https://openalex.org/W3175090693","https://openalex.org/W2104305170"],"abstract_inverted_index":{"The":[0],"last":[1],"few":[2],"years":[3],"have":[4],"witnessed":[5],"the":[6,25,42,62,69,110],"emergence":[7],"of":[8,28,34,71,112,128],"a":[9,113],"promising":[10],"new":[11],"memory":[12,26],"technology.":[13,65],"Phase-Change":[14],"Memory":[15],"(PCM)":[16],"is":[17,54,136],"increasingly":[18],"viewed":[19],"as":[20],"an":[21],"attractive":[22],"alternative":[23],"for":[24],"sub-system":[27],"future":[29],"microprocessor":[30],"architectures,":[31],"mainly":[32],"because":[33],"its":[35,46,55],"inherent":[36],"ability":[37],"to":[38,61,81,93],"scale":[39],"deeply":[40],"into":[41],"nanoscale":[43],"regime,":[44],"and":[45,77,103,106],"low":[47],"power":[48,122],"consumption.":[49],"However,":[50],"PCM's":[51],"write":[52],"performance":[53,102,118],"Achilles'":[56],"heel,":[57],"especially":[58],"when":[59],"compared":[60],"prevalent":[63],"DRAM":[64,76],"This":[66],"weakness":[67],"necessitates":[68],"deployment":[70],"hybridized":[72],"solutions":[73],"that":[74,116],"fuse":[75],"PCM,":[78],"in":[79],"order":[80],"attain":[82],"high":[83],"overall":[84],"system":[85,101],"performance.":[86],"In":[87],"this":[88],"paper,":[89],"we":[90],"set":[91],"out":[92],"explore":[94],"how":[95],"various":[96],"DRAM/PCM":[97],"hybrid":[98,134],"configurations":[99],"affect":[100],"energy":[104],"consumption,":[105],"then":[107],"proceed":[108],"with":[109],"presentation":[111],"novel":[114],"architecture":[115],"maximizes":[117],"without":[119],"adversely":[120],"affecting":[121],"efficiency.":[123],"An":[124],"energy-delay":[125],"product":[126],"improvement":[127],"42.2%,":[129],"on":[130],"average,":[131],"over":[132],"conventional":[133],"structures,":[135],"demonstrated.":[137]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2016-06-24T00:00:00"}