{"id":"https://openalex.org/W2019274652","doi":"https://doi.org/10.1109/mwscas.2010.5548675","title":"Use of increased transistor gate length for leakage reduction in caches","display_name":"Use of increased transistor gate length for leakage reduction in caches","publication_year":2010,"publication_date":"2010-08-01","ids":{"openalex":"https://openalex.org/W2019274652","doi":"https://doi.org/10.1109/mwscas.2010.5548675","mag":"2019274652"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2010.5548675","doi":"https://doi.org/10.1109/mwscas.2010.5548675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2010.5548675","pdf_url":null,"source":{"id":"https://openalex.org/S4210192229","display_name":"IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":"1548-3746","issn":["1548-3746","1558-3899"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 53rd IEEE International Midwest Symposium on Circuits and Systems","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060772666","display_name":"Savithra Eratne","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Savithra Eratne","raw_affiliation_strings":["Department of Computer and Electrical Engineering, University of Texas, San Antonio, San Antonio, TX, USA","Department of Computer and Electrical Engineering, University of Texas at San Antonio, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer and Electrical Engineering, University of Texas, San Antonio, San Antonio, TX, USA","institution_ids":["https://openalex.org/I45438204"]},{"raw_affiliation_string":"Department of Computer and Electrical Engineering, University of Texas at San Antonio, USA","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079751891","display_name":"Claudia Romo","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Claudia Romo","raw_affiliation_strings":["Department of Computer and Electrical Engineering, University of Texas, San Antonio, San Antonio, TX, USA","Department of Computer and Electrical Engineering, University of Texas at San Antonio, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer and Electrical Engineering, University of Texas, San Antonio, San Antonio, TX, USA","institution_ids":["https://openalex.org/I45438204"]},{"raw_affiliation_string":"Department of Computer and Electrical Engineering, University of Texas at San Antonio, USA","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010151984","display_name":"Eugene B John","orcid":"https://orcid.org/0000-0001-9494-4894","observed_orcids":["https://orcid.org/0000-0001-9494-4894"]},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eugene John","raw_affiliation_strings":["Department of Computer and Electrical Engineering, University of Texas, San Antonio, San Antonio, TX, USA","Department of Computer and Electrical Engineering, University of Texas at San Antonio, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer and Electrical Engineering, University of Texas, San Antonio, San Antonio, TX, USA","institution_ids":["https://openalex.org/I45438204"]},{"raw_affiliation_string":"Department of Computer and Electrical Engineering, University of Texas at San Antonio, USA","institution_ids":["https://openalex.org/I45438204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45438204"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11952596,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"45","issue":null,"first_page":"841","last_page":"844"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9800000190734863,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9800000190734863,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.018300000578165054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/gate-length-scaling","display_name":"gate length scaling","score":0.8999999761581421},{"id":"https://openalex.org/keywords/on-chip-cache","display_name":"on-chip cache","score":0.8769999742507935},{"id":"https://openalex.org/keywords/sram","display_name":"SRAM","score":0.6869999766349792},{"id":"https://openalex.org/keywords/22-nm-node","display_name":"22 nm technology node","score":0.7390000224113464},{"id":"https://openalex.org/keywords/32-nm-technology-node","display_name":"32 nm technology node","score":0.9890000224113464},{"id":"https://openalex.org/keywords/45-nm-technology-node","display_name":"45 nm node","score":0.9919999837875366},{"id":"https://openalex.org/keywords/microprocessor-power-consumption","display_name":"microprocessor power consumption","score":0.49399998784065247}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7626301050186157},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7560250759124756},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7162854671478271},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6757904887199402},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5430566072463989},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5288074016571045},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47984999418258667},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.46454668045043945},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45471665263175964},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44524189829826355},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42852601408958435},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4050278663635254},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3466963768005371},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3441101908683777},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3287438750267029},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3085496425628662},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2119603157043457},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2041366994380951},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18637633323669434},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09766769409179688},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2010.5548675","doi":"https://doi.org/10.1109/mwscas.2010.5548675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2010.5548675","pdf_url":null,"source":{"id":"https://openalex.org/S4210192229","display_name":"IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":"1548-3746","issn":["1548-3746","1558-3899"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 53rd IEEE International Midwest Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W566978853","https://openalex.org/W1582019256","https://openalex.org/W2069345435","https://openalex.org/W2100990433","https://openalex.org/W2102014077","https://openalex.org/W2104196799","https://openalex.org/W2115350512","https://openalex.org/W2156264465","https://openalex.org/W2170508236"],"related_works":["https://openalex.org/W4240944714","https://openalex.org/W2012678544","https://openalex.org/W2133896429","https://openalex.org/W2135634455","https://openalex.org/W317211095","https://openalex.org/W2235184039","https://openalex.org/W2405465475","https://openalex.org/W2062798759","https://openalex.org/W1989830130","https://openalex.org/W4235106764"],"abstract_inverted_index":{"Leakage":[0],"is":[1,11,23,35],"a":[2,12,24,36,71,83],"growing":[3],"issue":[4],"with":[5,82,106],"the":[6,28,32,51,56,92],"advancements":[7],"of":[8,15,19,27,39,50,76,85,100,109],"technologies.":[9],"It":[10],"predominant":[13],"problem":[14],"on":[16,57],"chip":[17,58],"caches":[18],"microprocessors.":[20],"The":[21],"cache":[22,59],"major":[25],"portion":[26],"microprocessor":[29],"area.":[30],"Further,":[31],"SRAM":[33],"cell":[34],"significant":[37],"contributor":[38],"transistor":[40,52],"leakage":[41,74,98],"power.":[42],"This":[43],"paper":[44],"analyses":[45],"leakage-delay":[46],"trade-off":[47],"for":[48],"increase":[49,87],"gate":[53,93],"length":[54,94],"in":[55,73,88,111],"at":[60],"22nm,":[61],"32nm":[62],"and":[63],"45nm":[64,68],"technology":[65,69],"nodes.":[66],"In":[67],"node":[70],"gain":[72],"reduction":[75,99],"over":[77,101],"13.7%":[78],"can":[79,103],"be":[80,104],"achieved":[81,105],"penalty":[84],"0.3%":[86],"delay":[89,108],"by":[90,95],"increasing":[91],"1nm.":[96],"Similarly":[97],"38%":[102],"additional":[107],"27.2%":[110],"22nm":[112],"technology.":[113]},"counts_by_year":[],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2016-06-24T00:00:00"}