{"id":"https://openalex.org/W2018480167","doi":"https://doi.org/10.1115/ipack2003-35066","title":"Ultra-Thin and High-Density Packaging Using Both Sides Flip Chip Technology","display_name":"Ultra-Thin and High-Density Packaging Using Both Sides Flip Chip Technology","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2018480167","doi":"https://doi.org/10.1115/ipack2003-35066","mag":"2018480167"},"language":"en","primary_location":{"id":"doi:10.1115/ipack2003-35066","doi":"https://doi.org/10.1115/ipack2003-35066","is_oa":false,"landing_page_url":"https://doi.org/10.1115/ipack2003-35066","pdf_url":null,"source":{"id":"https://openalex.org/S7407088218","display_name":"ASME International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems (InterPACK)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 International Electronic Packaging Technical Conference and Exhibition, Volume 2","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040543494","display_name":"Kazuto Nishida","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kazuto Nishida","raw_affiliation_strings":["Matushita Electric Industrial Company, Ltd., Kadoma, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Matushita Electric Industrial Company, Ltd., Kadoma, Osaka, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060853471","display_name":"Kazumichi Shimizu","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kazumichi Shimizu","raw_affiliation_strings":["Matushita Electric Industrial Company, Ltd., Kadoma, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Matushita Electric Industrial Company, Ltd., Kadoma, Osaka, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108635150","display_name":"M. Yoshino","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michiro Yoshino","raw_affiliation_strings":["Matushita Electric Industrial Company, Ltd., Kadoma, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Matushita Electric Industrial Company, Ltd., Kadoma, Osaka, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081619709","display_name":"Hideo KOGUCHI","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I85922643","display_name":"Nagaoka University of Technology","ror":"https://ror.org/00ys1hz88","country_code":"JP","type":"education","lineage":["https://openalex.org/I85922643"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideo Koguchi","raw_affiliation_strings":["Nagaoka University of Technology, Nagaoka, Niigata, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nagaoka University of Technology, Nagaoka, Niigata, Japan","institution_ids":["https://openalex.org/I85922643"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033332431","display_name":"Nipon Taweejun","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I85922643","display_name":"Nagaoka University of Technology","ror":"https://ror.org/00ys1hz88","country_code":"JP","type":"education","lineage":["https://openalex.org/I85922643"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nipon Taweejun","raw_affiliation_strings":["Nagaoka University of Technology, Nagaoka, Niigata, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nagaoka University of Technology, Nagaoka, Niigata, Japan","institution_ids":["https://openalex.org/I85922643"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18910388,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"819","last_page":"826"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9678000211715698,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9678000211715698,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.030700000002980232,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-chip","display_name":"flip-chip packaging","score":0.6620000004768372},{"id":"https://openalex.org/keywords/chip-size-package","display_name":"chip size package","score":0.7369999885559082},{"id":"https://openalex.org/keywords/high-density-packaging","display_name":"high-density packaging","score":0.671999990940094},{"id":"https://openalex.org/keywords/thin-substrates","display_name":"thin substrates","score":0.8360000252723694},{"id":"https://openalex.org/keywords/warpage","display_name":"warpage","score":0.8240000009536743},{"id":"https://openalex.org/keywords/reliability","display_name":"reliability","score":0.5929999947547913},{"id":"https://openalex.org/keywords/normal-stress","display_name":"normal stress","score":0.7799999713897705},{"id":"https://openalex.org/keywords/shear-stress","display_name":"shear stress","score":0.9850000143051147},{"id":"https://openalex.org/keywords/memory-cards","display_name":"memory cards","score":0.8410000205039978}],"concepts":[{"id":"https://openalex.org/C79072407","wikidata":"https://www.wikidata.org/wiki/Q432439","display_name":"Flip chip","level":4,"score":0.8649885654449463},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.7012045979499817},{"id":"https://openalex.org/C135628077","wikidata":"https://www.wikidata.org/wiki/Q220184","display_name":"Finite element method","level":2,"score":0.6718566417694092},{"id":"https://openalex.org/C2781355719","wikidata":"https://www.wikidata.org/wiki/Q2080698","display_name":"Deflection (physics)","level":2,"score":0.596916913986206},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5415345430374146},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5354225039482117},{"id":"https://openalex.org/C69567186","wikidata":"https://www.wikidata.org/wiki/Q5358403","display_name":"Electronic packaging","level":2,"score":0.5034357905387878},{"id":"https://openalex.org/C126233035","wikidata":"https://www.wikidata.org/wiki/Q5101572","display_name":"Chip-scale package","level":3,"score":0.4770735502243042},{"id":"https://openalex.org/C186260285","wikidata":"https://www.wikidata.org/wiki/Q759494","display_name":"Integrated circuit packaging","level":3,"score":0.4570053815841675},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43750616908073425},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.42046108841896057},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3961452841758728},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.32633793354034424},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.3144558370113373},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.29585736989974976},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21408283710479736},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16478627920150757},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0959092378616333},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.08223241567611694},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.06993657350540161},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C68928338","wikidata":"https://www.wikidata.org/wiki/Q131790","display_name":"Adhesive","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1115/ipack2003-35066","doi":"https://doi.org/10.1115/ipack2003-35066","is_oa":false,"landing_page_url":"https://doi.org/10.1115/ipack2003-35066","pdf_url":null,"source":{"id":"https://openalex.org/S7407088218","display_name":"ASME International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems (InterPACK)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 International Electronic Packaging Technical Conference and Exhibition, Volume 2","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1989795025","https://openalex.org/W1546098670","https://openalex.org/W2001510204","https://openalex.org/W4416880959","https://openalex.org/W2105420654","https://openalex.org/W2018601813","https://openalex.org/W2921953732","https://openalex.org/W2037339924","https://openalex.org/W2116032400","https://openalex.org/W2333837748"],"abstract_inverted_index":{"We":[0],"have":[1],"developed":[2],"a":[3,9,13,81,98,135],"high-density":[4],"packaging":[5],"technology":[6],"by":[7,19,46,55,120,129],"using":[8,80],"thin":[10,14],"IC":[11,41,48,57,74],"and":[12,16,42,67,75,88],"substrate":[15,76],"bonding":[17],"it":[18],"new":[20],"flip":[21,100],"chip":[22,101],"technology.":[23],"Numerical":[24],"analysis":[25],"with":[26],"the":[27,40,47,62,71,85,92,104,126],"finite":[28],"element":[29],"method":[30],"(FEM)":[31],"as":[32],"well":[33],"experiments":[34],"clearly":[35],"showed":[36],"that":[37,133],"deflection":[38],"of":[39,61,73,106,112,134],"reliability":[43,51],"were":[44],"affected":[45],"thickness.":[49,58],"Consequently,":[50],"could":[52,77],"be":[53,78],"improved":[54],"reducing":[56],"The":[59],"dependency":[60],"life":[63],"in":[64,84,91],"single-sided":[65],"CSP":[66,69],"both-sided":[68,99],"on":[70],"thickness":[72,86],"expressed":[79],"normal":[82],"stress":[83,90],"direction":[87],"shear":[89],"vertical":[93],"cross":[94],"section,":[95],"respectively.":[96],"Moreover,":[97],"approach":[102],"solved":[103],"problem":[105],"warpage.":[107],"A":[108],"high-capacity":[109],"memory":[110],"card":[111],"512":[113],"MB":[114],"was":[115],"put":[116],"to":[117],"practical":[118],"use":[119],"applying":[121],"these":[122],"results.":[123],"This":[124],"increased":[125],"Si":[127],"density":[128],"four":[130],"times":[131],"over":[132],"conventional":[136],"chip-size":[137],"package":[138],"(CSP).":[139]},"counts_by_year":[],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2016-06-24T00:00:00"}