{"id":"https://openalex.org/W2017424271","doi":"https://doi.org/10.1109/jssc.1982.1051679","title":"Design and evaluation of a bipolar tri-state logic family","display_name":"Design and evaluation of a bipolar tri-state logic family","publication_year":1982,"publication_date":"1982-02-01","ids":{"openalex":"https://openalex.org/W2017424271","doi":"https://doi.org/10.1109/jssc.1982.1051679","mag":"2017424271"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.1982.1051679","doi":"https://doi.org/10.1109/jssc.1982.1051679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.1982.1051679","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044190583","display_name":"B. Ay","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I16944753","display_name":"Clarkson University","ror":"https://ror.org/03rwgpn18","country_code":"US","type":"education","lineage":["https://openalex.org/I16944753"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Ay","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Clarkson College of Technology, Potsdam, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Clarkson College of Technology, Potsdam, NY, USA","institution_ids":["https://openalex.org/I16944753"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050245527","display_name":"Stephen C. Crist","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I16944753","display_name":"Clarkson University","ror":"https://ror.org/03rwgpn18","country_code":"US","type":"education","lineage":["https://openalex.org/I16944753"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.C. Crist","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Clarkson College of Technology, Potsdam, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Clarkson College of Technology, Potsdam, NY, USA","institution_ids":["https://openalex.org/I16944753"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16944753"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.5452,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.63039175,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"17","issue":"1","first_page":"16","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7422000169754028,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7422000169754028,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.1339000016450882,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.061900001019239426,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/three-valued-logic","display_name":"ternary logic","score":0.8519999980926514},{"id":"https://openalex.org/keywords/high-impedance-state","display_name":"high-impedance state","score":0.8510000109672546},{"id":"https://openalex.org/keywords/ttl","display_name":"TTL","score":0.7450000047683716},{"id":"https://openalex.org/keywords/noise-immunity","display_name":"noise immunity","score":0.8650000095367432},{"id":"https://openalex.org/keywords/circuit-complexity","display_name":"circuit complexity","score":0.765999972820282},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"logic synthesis","score":0.6209999918937683}],"concepts":[{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5601716041564941},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.553947389125824},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47958889603614807},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44631844758987427},{"id":"https://openalex.org/C2988494973","wikidata":"https://www.wikidata.org/wiki/Q179448","display_name":"Noise immunity","level":3,"score":0.4392220675945282},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.43454262614250183},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4265616238117218},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.4129689037799835},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4071754813194275},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.39298319816589355},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.37044757604599},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3593441843986511},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35673046112060547},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3530236482620239},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2850855588912964},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18696433305740356}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.1982.1051679","doi":"https://doi.org/10.1109/jssc.1982.1051679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.1982.1051679","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W81049629","https://openalex.org/W1491097678","https://openalex.org/W2006363467","https://openalex.org/W2018094844","https://openalex.org/W2083731978","https://openalex.org/W4253065949","https://openalex.org/W6629334882"],"related_works":["https://openalex.org/W2006363467","https://openalex.org/W4377943912","https://openalex.org/W2080873450","https://openalex.org/W7038028953","https://openalex.org/W2130149272","https://openalex.org/W2125141274","https://openalex.org/W3145649325","https://openalex.org/W1966846498","https://openalex.org/W2289249777","https://openalex.org/W1988953463"],"abstract_inverted_index":{"A":[0,39],"three-valued":[1,46],"bipolar":[2],"logic":[3,10],"family":[4,47],"utilizing":[5],"the":[6,13,23,45,60],"two":[7],"conventional":[8],"TTL":[9,50],"states":[11],"plus":[12],"high":[14],"impedance":[15],"state":[16],"is":[17,35,51],"described.":[18],"The":[19,29],"functions":[20,57],"realized":[21],"permit":[22],"use":[24],"of":[25,41,63],"existing":[26],"synthesis":[27],"algorithms.":[28],"noise":[30],"immunity":[31],"for":[32,53],"such":[33],"circuits":[34],"defined":[36],"and":[37,48,55],"calculated.":[38],"comparison":[40],"circuit":[42],"complexity":[43],"between":[44],"binary":[49],"made":[52],"three-":[54],"two-valued":[56],"with":[58],"approximately":[59],"same":[61],"number":[62],"possible":[64],"inputs.":[65]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}