{"id":"https://openalex.org/W2017249931","doi":"https://doi.org/10.1109/iscaie.2012.6482087","title":"Improved data minimization technique in reducing memory space complexity for DNA local alignment accelerator application","display_name":"Improved data minimization technique in reducing memory space complexity for DNA local alignment accelerator application","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2017249931","doi":"https://doi.org/10.1109/iscaie.2012.6482087","mag":"2017249931"},"language":"en","primary_location":{"id":"doi:10.1109/iscaie.2012.6482087","doi":"https://doi.org/10.1109/iscaie.2012.6482087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscaie.2012.6482087","pdf_url":null,"source":{"id":"https://openalex.org/S7407088870","display_name":"IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Symposium on Computer Applications and Industrial Electronics (ISCAIE)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050530181","display_name":"Syed Abdul Mutalib Al Junid","orcid":"https://orcid.org/0000-0002-8429-9630","observed_orcids":["https://orcid.org/0000-0002-8429-9630"]},"institutions":[{"id":"https://openalex.org/I4210138650","display_name":"Universiti Teknologi MARA System","ror":"https://ror.org/030847t23","country_code":"MY","type":"education","lineage":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]},{"id":"https://openalex.org/I82724352","display_name":"Universiti Teknologi MARA","ror":"https://ror.org/05n8tts92","country_code":"MY","type":"education","lineage":["https://openalex.org/I82724352"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Syed Abdul Mutalib Al Junid","raw_affiliation_strings":["Faculty of Electrical Engineering, Universiti Teknologi MARA, Shah Alam, Selangor, Malaysia","Faculty of Electrical Engineering, UniversitiTeknologi MARA, 40450 Shah Alam, Selangor, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Universiti Teknologi MARA, Shah Alam, Selangor, Malaysia","institution_ids":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]},{"raw_affiliation_string":"Faculty of Electrical Engineering, UniversitiTeknologi MARA, 40450 Shah Alam, Selangor, Malaysia","institution_ids":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023993681","display_name":"Nooritwati Md Tahir","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210138650","display_name":"Universiti Teknologi MARA System","ror":"https://ror.org/030847t23","country_code":"MY","type":"education","lineage":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]},{"id":"https://openalex.org/I82724352","display_name":"Universiti Teknologi MARA","ror":"https://ror.org/05n8tts92","country_code":"MY","type":"education","lineage":["https://openalex.org/I82724352"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Nooritwati Md Tahir","raw_affiliation_strings":["Faculty of Electrical Engineering, Universiti Teknologi MARA, Shah Alam, Selangor, Malaysia","Faculty of Electrical Engineering, UniversitiTeknologi MARA, 40450 Shah Alam, Selangor, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Universiti Teknologi MARA, Shah Alam, Selangor, Malaysia","institution_ids":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]},{"raw_affiliation_string":"Faculty of Electrical Engineering, UniversitiTeknologi MARA, 40450 Shah Alam, Selangor, Malaysia","institution_ids":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111401604","display_name":"Zulkifli Abd. Majid","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210138650","display_name":"Universiti Teknologi MARA System","ror":"https://ror.org/030847t23","country_code":"MY","type":"education","lineage":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]},{"id":"https://openalex.org/I82724352","display_name":"Universiti Teknologi MARA","ror":"https://ror.org/05n8tts92","country_code":"MY","type":"education","lineage":["https://openalex.org/I82724352"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Zulkifli Abd Majid","raw_affiliation_strings":["Faculty of Electrical Engineering, Universiti Teknologi MARA, Shah Alam, Selangor, Malaysia","Faculty of Electrical Engineering, UniversitiTeknologi MARA, 40450 Shah Alam, Selangor, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Universiti Teknologi MARA, Shah Alam, Selangor, Malaysia","institution_ids":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]},{"raw_affiliation_string":"Faculty of Electrical Engineering, UniversitiTeknologi MARA, 40450 Shah Alam, Selangor, Malaysia","institution_ids":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112212246","display_name":"Abdul Karimi Halim","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210138650","display_name":"Universiti Teknologi MARA System","ror":"https://ror.org/030847t23","country_code":"MY","type":"education","lineage":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]},{"id":"https://openalex.org/I82724352","display_name":"Universiti Teknologi MARA","ror":"https://ror.org/05n8tts92","country_code":"MY","type":"education","lineage":["https://openalex.org/I82724352"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Abdul Karimi Halim","raw_affiliation_strings":["Faculty of Electrical Engineering, Universiti Teknologi MARA, Shah Alam, Selangor, Malaysia","Faculty of Electrical Engineering, UniversitiTeknologi MARA, 40450 Shah Alam, Selangor, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Universiti Teknologi MARA, Shah Alam, Selangor, Malaysia","institution_ids":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]},{"raw_affiliation_string":"Faculty of Electrical Engineering, UniversitiTeknologi MARA, 40450 Shah Alam, Selangor, Malaysia","institution_ids":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048632117","display_name":"Khairul Khaizi Mohd Shariff","orcid":"https://orcid.org/0000-0003-4533-7216","observed_orcids":["https://orcid.org/0000-0003-4533-7216"]},"institutions":[{"id":"https://openalex.org/I4210138650","display_name":"Universiti Teknologi MARA System","ror":"https://ror.org/030847t23","country_code":"MY","type":"education","lineage":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]},{"id":"https://openalex.org/I82724352","display_name":"Universiti Teknologi MARA","ror":"https://ror.org/05n8tts92","country_code":"MY","type":"education","lineage":["https://openalex.org/I82724352"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Khairul Khaizi Mohd Shariff","raw_affiliation_strings":["Faculty of Electrical Engineering, Universiti Teknologi MARA, Shah Alam, Selangor, Malaysia","Faculty of Electrical Engineering, UniversitiTeknologi MARA, 40450 Shah Alam, Selangor, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Universiti Teknologi MARA, Shah Alam, Selangor, Malaysia","institution_ids":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]},{"raw_affiliation_string":"Faculty of Electrical Engineering, UniversitiTeknologi MARA, 40450 Shah Alam, Selangor, Malaysia","institution_ids":["https://openalex.org/I4210138650","https://openalex.org/I82724352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4063,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.50201777,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"153","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.6499000191688538,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.6499000191688538,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.20469999313354492,"subfield":{"id":"https://openalex.org/subfields/2614","display_name":"Theoretical Computer Science"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.06159999966621399,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/data-minimization","display_name":"data minimization","score":0.8399999737739563},{"id":"https://openalex.org/keywords/dna-sequence-alignment","display_name":"DNA sequence alignment","score":0.9269999861717224},{"id":"https://openalex.org/keywords/memory-reduction","display_name":"memory reduction","score":0.6620000004768372},{"id":"https://openalex.org/keywords/character-representation","display_name":"character representation","score":0.5640000104904175},{"id":"https://openalex.org/keywords/binary-encoding","display_name":"binary encoding","score":0.7919999957084656},{"id":"https://openalex.org/keywords/fpga-accelerator","display_name":"FPGA accelerator","score":0.7360000014305115},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4659999907016754},{"id":"https://openalex.org/keywords/structural-modeling","display_name":"structural modeling","score":0.5059999823570251},{"id":"https://openalex.org/keywords/space-complexity","display_name":"space complexity","score":0.3499999940395355}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7260520458221436},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7254213094711304},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6994198560714722},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.678758978843689},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5758339762687683},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5370205044746399},{"id":"https://openalex.org/C116409475","wikidata":"https://www.wikidata.org/wiki/Q1385056","display_name":"External Data Representation","level":2,"score":0.5252047181129456},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5077334642410278},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5074238181114197},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.48652714490890503},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.47746896743774414},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.45886653661727905},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4468379020690918},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44383442401885986},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.4377075433731079},{"id":"https://openalex.org/C2780861071","wikidata":"https://www.wikidata.org/wiki/Q1062934","display_name":"Character (mathematics)","level":2,"score":0.4220242202281952},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3715111017227173},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.25927984714508057},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13910475373268127},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12491321563720703},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1224551796913147},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscaie.2012.6482087","doi":"https://doi.org/10.1109/iscaie.2012.6482087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscaie.2012.6482087","pdf_url":null,"source":{"id":"https://openalex.org/S7407088870","display_name":"IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Symposium on Computer Applications and Industrial Electronics (ISCAIE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2005007791","https://openalex.org/W2006899413","https://openalex.org/W2051100281","https://openalex.org/W2087064593","https://openalex.org/W2107882573","https://openalex.org/W2152950327","https://openalex.org/W2168622264"],"related_works":["https://openalex.org/W2051100281","https://openalex.org/W2107882573","https://openalex.org/W2161467397","https://openalex.org/W3191758072","https://openalex.org/W2121325824","https://openalex.org/W7112702871","https://openalex.org/W7112791701","https://openalex.org/W2187236549","https://openalex.org/W2168077168","https://openalex.org/W3047251284"],"abstract_inverted_index":{"Improved":[0],"data":[1,29,122],"minimization":[2,123],"technique":[3,108,124],"to":[4,25,60,111,130],"optimize":[5,28],"the":[6,62,105,113,120],"length":[7],"of":[8,65],"DNA":[9,32,137],"sequence":[10],"and":[11,27,35,44,73,88,99,139],"alignment":[12,34,140],"result":[13,36,117,141],"characters":[14,66],"representation":[15,30],"is":[16,24,46,58,70,109],"presented":[17,47],"in":[18,42,48],"this":[19,49],"paper.":[20,50],"The":[21,38,68],"primary":[22],"objective":[23],"improve":[26],"for":[31],"sequences":[33,138],"character.":[37],"proposed":[39],"design":[40,52,114],"change":[41],"algorithm":[43],"architecture":[45],"Algorithm":[51],"based":[53],"on":[54],"binary":[55],"equivalent":[56],"method":[57],"used":[59,95,110],"obtain":[61],"optimal":[63],"size":[64],"representation.":[67],"code":[69],"written,":[71],"compiled":[72],"simulated":[74],"using":[75],"Altera":[76,89],"Quartus":[77],"II":[78,91],"Version":[79],"9.0":[80],"EDA":[81],"tools.":[82],"Verilog":[83],"Hardware":[84],"Description":[85],"Language":[86],"(HDL)":[87],"Cyclone":[90],"EP2C35":[92],"FPGA":[93],"are":[94],"as":[96],"coding":[97],"language":[98],"target":[100],"device":[101],"respectively.":[102],"In":[103],"addition,":[104],"structural":[106],"modelling":[107],"reduce":[112],"complexity.":[115],"Simulation":[116],"showed":[118],"that":[119],"improved":[121],"takes":[125],"50%":[126],"more":[127],"memory":[128],"compared":[129],"previous":[131],"work,":[132],"but":[133],"it":[134],"covers":[135],"6":[136],"characters.":[142]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-10-27T15:51:10.671819","created_date":"2016-06-24T00:00:00"}