{"id":"https://openalex.org/W2017013724","doi":"https://doi.org/10.1109/asicon.2011.6157391","title":"A 0.25dB gain step high linear programmable gain amplifier","display_name":"A 0.25dB gain step high linear programmable gain amplifier","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2017013724","doi":"https://doi.org/10.1109/asicon.2011.6157391","mag":"2017013724"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2011.6157391","doi":"https://doi.org/10.1109/asicon.2011.6157391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157391","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"IEEE International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110027768","display_name":"Xiaobin Shen","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaobin Shen","raw_affiliation_strings":["Center for AnalogiRF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiao Tong University, 200240, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for AnalogiRF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109426370","display_name":"Taotao Yan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Taotao Yan","raw_affiliation_strings":["Center for AnalogiRF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiao Tong University, 200240, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for AnalogiRF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101185585","display_name":"Yuxiao Lu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuxiao Lu","raw_affiliation_strings":["Center for AnalogiRF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiao Tong University, 200240, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for AnalogiRF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091076746","display_name":"Jianjun Zhou","orcid":"https://orcid.org/0000-0001-9898-7285","observed_orcids":["https://orcid.org/0000-0001-9898-7285"]},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianjun Zhou","raw_affiliation_strings":["Center for AnalogiRF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiao Tong University, 200240, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for AnalogiRF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10434931,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1062","last_page":"1065"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.00570000009611249,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/programmable-gain-amplifier","display_name":"programmable gain amplifier","score":0.9919999837875366},{"id":"https://openalex.org/keywords/resistor-array","display_name":"resistor array","score":0.8899999856948853},{"id":"https://openalex.org/keywords/gain-linearity","display_name":"gain linearity","score":0.7099999785423279},{"id":"https://openalex.org/keywords/gain-accuracy","display_name":"gain accuracy","score":0.9150000214576721},{"id":"https://openalex.org/keywords/total-harmonic-distortion","display_name":"total harmonic distortion","score":0.878000020980835},{"id":"https://openalex.org/keywords/cmos-analog-circuit-design","display_name":"CMOS analog circuit design","score":0.47699999809265137}],"concepts":[{"id":"https://openalex.org/C2781023662","wikidata":"https://www.wikidata.org/wiki/Q2112149","display_name":"Programmable-gain amplifier","level":4,"score":0.7815451622009277},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.7219949960708618},{"id":"https://openalex.org/C143931264","wikidata":"https://www.wikidata.org/wiki/Q5932986","display_name":"Open-loop gain","level":5,"score":0.6382365226745605},{"id":"https://openalex.org/C177502760","wikidata":"https://www.wikidata.org/wiki/Q782524","display_name":"Automatic gain control","level":4,"score":0.615294873714447},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5903075933456421},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5567528605461121},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.49380049109458923},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4906991720199585},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.40989214181900024},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39363449811935425},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32010209560394287},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2240082025527954}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2011.6157391","doi":"https://doi.org/10.1109/asicon.2011.6157391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2011.6157391","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"IEEE International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th IEEE International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1564201208","https://openalex.org/W1984526990","https://openalex.org/W2101819427","https://openalex.org/W2124805323","https://openalex.org/W2151885511","https://openalex.org/W3147616483"],"related_works":["https://openalex.org/W2242312965","https://openalex.org/W2701208733","https://openalex.org/W2080849049","https://openalex.org/W4404627762","https://openalex.org/W2075102305","https://openalex.org/W4252607226","https://openalex.org/W4405846115","https://openalex.org/W2189519998","https://openalex.org/W6921276672","https://openalex.org/W7221492288"],"abstract_inverted_index":{"A":[0],"0.25dB":[1,76],"gain":[2,10,35,64,94],"step":[3,77],"high":[4],"linear":[5],"and":[6,30,50,63,111,127],"accurate":[7],"digitally":[8],"programmable":[9],"amplifier":[11],"(PGA)":[12],"is":[13,71,104],"presented":[14],"in":[15,106],"this":[16],"paper.":[17],"The":[18,33,80,100],"PGA":[19,29,39,82,102,118],"consists":[20],"of":[21,36,55,87,96,125,129,138],"a":[22,26,31,52,66,84,93,107,135,141],"coarse":[23,38],"stage":[24,28],"PGA,":[25],"fine":[27,78,81],"buffer.":[32],"voltage":[34],"the":[37,61,75,112,117,120],"can":[40],"be":[41],"changed":[42],"from":[43,140],"-6dB":[44],"to":[45,59,73,90],"17dB":[46],"with":[47,92,134],"1dB":[48],"steps":[49],"has":[51,119],"-3dB":[53],"bandwidth":[54],"35MHz.":[56],"In":[57],"order":[58],"optimize":[60],"linearity":[62],"accuracy,":[65],"new":[67],"structure":[68],"resistor":[69],"array":[70],"proposed":[72,101],"realize":[74],"PGA.":[79],"shows":[83],"dB-linear":[85],"range":[86],"11.75dB":[88],"(-5.75dB":[89],"6dB)":[91],"error":[95],"less":[97],"than":[98],"0.09dB.":[99],"circuit":[103],"designed":[105],"0.18um":[108],"CMOS":[109],"process":[110],"simulation":[113],"results":[114],"show":[115],"that":[116],"output-referred":[121],"third-order":[122],"interception":[123],"(OIP3)":[124],"39.7dBm":[126],"THD":[128],"-79.84dB":[130],"at":[131],"-1dBVp-poutput":[132],"voltage,":[133],"current":[136],"consumption":[137],"2.2mA":[139],"1.8V":[142],"supply.":[143]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-10-05T09:50:58.205359","created_date":"2016-06-24T00:00:00"}