{"id":"https://openalex.org/W2016977165","doi":null,"title":"Fractional delay filter design with extracted window offsetting","display_name":"Fractional delay filter design with extracted window offsetting","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W2016977165","mag":"2016977165"},"language":"en","primary_location":{"id":"mag:3141935665","doi":null,"is_oa":false,"landing_page_url":"http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000006226239","pdf_url":null,"source":{"id":"https://openalex.org/S4306419073","display_name":"International Conference Mixed Design of Integrated Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Conference Mixed Design of Integrated Circuits and Systems","raw_type":null},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037334191","display_name":"Marek Blok","orcid":"https://orcid.org/0000-0002-8793-1697","observed_orcids":["https://orcid.org/0000-0002-8793-1697"]},"institutions":[{"id":"https://openalex.org/I169333911","display_name":"Gda\u0144sk University of Technology","ror":"https://ror.org/006x4sc24","country_code":"PL","type":"education","lineage":["https://openalex.org/I169333911"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Marek Blok","raw_affiliation_strings":["Faculty of Electronics, Telecommunications and Informatics; Gdansk University of Technology; Poland"],"raw_orcid":"https://orcid.org/0000-0002-8793-1697","affiliations":[{"raw_affiliation_string":"Faculty of Electronics, Telecommunications and Informatics; Gdansk University of Technology; Poland","institution_ids":["https://openalex.org/I169333911"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037334191"],"corresponding_institution_ids":["https://openalex.org/I169333911"],"apc_list":null,"apc_paid":null,"fwci":1.6374,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.80728283,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"489","last_page":"494"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0007999999797903001,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fractional-delay-filters","display_name":"fractional delay filter","score":0.8629999756813049},{"id":"https://openalex.org/keywords/windowing-technique","display_name":"window method","score":0.8709999918937683},{"id":"https://openalex.org/keywords/sample-rate-conversion","display_name":"sampling rate conversion","score":0.800000011920929},{"id":"https://openalex.org/keywords/interpolation-filter","display_name":"interpolation filter","score":0.9620000123977661},{"id":"https://openalex.org/keywords/optimal-filtering","display_name":"optimal filtering","score":0.7009999752044678},{"id":"https://openalex.org/keywords/stopband-attenuation","display_name":"stopband attenuation","score":0.6600000262260437},{"id":"https://openalex.org/keywords/impulse-response","display_name":"impulse response","score":0.6460000276565552}],"concepts":[{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.6803377270698547},{"id":"https://openalex.org/C70757512","wikidata":"https://www.wikidata.org/wiki/Q1018162","display_name":"Butterworth filter","level":5,"score":0.627278745174408},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.548319935798645},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.5370036959648132},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4934912919998169},{"id":"https://openalex.org/C76826599","wikidata":"https://www.wikidata.org/wiki/Q1248611","display_name":"Root-raised-cosine filter","level":4,"score":0.48672154545783997},{"id":"https://openalex.org/C175742284","wikidata":"https://www.wikidata.org/wiki/Q1415537","display_name":"Prototype filter","level":4,"score":0.47812619805336},{"id":"https://openalex.org/C156930551","wikidata":"https://www.wikidata.org/wiki/Q17102852","display_name":"m-derived filter","level":4,"score":0.459053635597229},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4533795416355133},{"id":"https://openalex.org/C46271340","wikidata":"https://www.wikidata.org/wiki/Q1971063","display_name":"Stopband","level":3,"score":0.43567055463790894},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.36238306760787964},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30304330587387085},{"id":"https://openalex.org/C147788027","wikidata":"https://www.wikidata.org/wiki/Q2718101","display_name":"Band-pass filter","level":2,"score":0.21498996019363403},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15889695286750793},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.11033391952514648},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09652194380760193},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"mag:3141935665","doi":null,"is_oa":false,"landing_page_url":"http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000006226239","pdf_url":null,"source":{"id":"https://openalex.org/S4306419073","display_name":"International Conference Mixed Design of Integrated Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Conference Mixed Design of Integrated Circuits and Systems","raw_type":null},{"id":"mag:2016977165","doi":null,"is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/iel5/6218252/6225738/06226239.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306419073","display_name":"International Conference Mixed Design of Integrated Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Conference Mixed Design of Integrated Circuits and Systems","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1876018024","https://openalex.org/W2062677966","https://openalex.org/W2074771626","https://openalex.org/W2107234635","https://openalex.org/W2107474896","https://openalex.org/W2133322505","https://openalex.org/W2139635717","https://openalex.org/W2143199989","https://openalex.org/W2164895576","https://openalex.org/W2166565105"],"related_works":["https://openalex.org/W2101203196","https://openalex.org/W3145983707","https://openalex.org/W2167233035","https://openalex.org/W2099404987","https://openalex.org/W2143199989","https://openalex.org/W2089692601","https://openalex.org/W2105956498","https://openalex.org/W1984760863","https://openalex.org/W4252393862","https://openalex.org/W91034261"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,25,32,36,72,78,86,96,100],"concept":[4],"of":[5,24,35,74,80,88,102,105],"fractional":[6,33],"delay":[7,34],"(FD)":[8],"filter":[9,27,41,53,83],"design":[10],"with":[11],"window":[12,19],"method.":[13],"In":[14],"proposed":[15],"approach":[16,45],"we":[17,94],"use":[18,87],"extracted":[20],"from":[21],"impulse":[22],"response":[23],"optimal":[26,48,89],"which":[28],"is":[29,46,54,71],"offset":[30],"by":[31],"designed":[37,42],"filter.":[38,108],"The":[39,68],"FD":[40,52],"using":[43],"this":[44],"not":[47],"if":[49],"a":[50],"single":[51],"considered":[55],"but":[56],"it":[57],"offers":[58],"better":[59],"performance":[60],"when":[61],"applied":[62],"to":[63,85,98],"sampling":[64],"rate":[65],"conversion":[66],"(SRC).":[67],"main":[69],"advantage":[70],"lack":[73],"large":[75],"lobes":[76],"in":[77,91],"stopband":[79],"overall":[81,106],"interpolation":[82,107],"specific":[84],"filters":[90],"SRC.":[92],"Additionally":[93],"attain":[95],"ability":[97],"adjust":[99],"position":[101],"transition":[103],"band":[104]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}