{"id":"https://openalex.org/W2016889342","doi":"https://doi.org/10.1145/1950413.1950419","title":"Comparing FPGA vs. custom cmos and the impact on processor microarchitecture","display_name":"Comparing FPGA vs. custom cmos and the impact on processor microarchitecture","publication_year":2011,"publication_date":"2011-02-27","ids":{"openalex":"https://openalex.org/W2016889342","doi":"https://doi.org/10.1145/1950413.1950419","mag":"2016889342"},"language":"en","primary_location":{"id":"doi:10.1145/1950413.1950419","doi":"https://doi.org/10.1145/1950413.1950419","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950419","pdf_url":null,"source":{"id":"https://openalex.org/S7407087960","display_name":"ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000808423","display_name":"Henry Wong","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Henry Wong","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493","observed_orcids":["https://orcid.org/0000-0003-0528-6493"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["Altera Corp., Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corp., Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175","observed_orcids":["https://orcid.org/0000-0002-3551-2175"]},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jonathan Rose","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.3927,"has_fulltext":false,"cited_by_count":116,"citation_normalized_percentile":{"value":0.97635135,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8159000277519226,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8159000277519226,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.10689999908208847,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.046799998730421066,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-core-processor","display_name":"soft-core processor","score":0.7900000214576721},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.843999981880188},{"id":"https://openalex.org/keywords/processor-microarchitecture","display_name":"processor microarchitecture","score":0.9950000047683716},{"id":"https://openalex.org/keywords/delay","display_name":"delay","score":0.3400000035762787},{"id":"https://openalex.org/keywords/area","display_name":"area","score":0.6159999966621399},{"id":"https://openalex.org/keywords/soft-computing","display_name":"soft computing","score":0.3440000116825104}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.8042086958885193},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7666348218917847},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7345409393310547},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6818565130233765},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5494323968887329},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.490906298160553},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4837074875831604},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3303351104259491},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3259428143501282},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17369574308395386},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.14220359921455383},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1950413.1950419","doi":"https://doi.org/10.1145/1950413.1950419","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950419","pdf_url":null,"source":{"id":"https://openalex.org/S7407087960","display_name":"ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.299.4472","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.299.4472","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~jayar/pubs/wong/wongfpga11.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.308.6297","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.308.6297","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~vaughn/papers/fpga2011_substrate_and_microarchitecture.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":58,"referenced_works":["https://openalex.org/W52795778","https://openalex.org/W1550639219","https://openalex.org/W1563755196","https://openalex.org/W1601789160","https://openalex.org/W1920255781","https://openalex.org/W1943156227","https://openalex.org/W1977850862","https://openalex.org/W1989206638","https://openalex.org/W2001894083","https://openalex.org/W2002752493","https://openalex.org/W2003761123","https://openalex.org/W2007088776","https://openalex.org/W2022807575","https://openalex.org/W2030959856","https://openalex.org/W2031967364","https://openalex.org/W2032829170","https://openalex.org/W2043230098","https://openalex.org/W2043541129","https://openalex.org/W2050684319","https://openalex.org/W2050828075","https://openalex.org/W2051743745","https://openalex.org/W2053425359","https://openalex.org/W2056407873","https://openalex.org/W2062143991","https://openalex.org/W2067204912","https://openalex.org/W2067392247","https://openalex.org/W2080418535","https://openalex.org/W2081726842","https://openalex.org/W2093545354","https://openalex.org/W2093994565","https://openalex.org/W2098681688","https://openalex.org/W2101285334","https://openalex.org/W2102081731","https://openalex.org/W2103206828","https://openalex.org/W2107916517","https://openalex.org/W2109659793","https://openalex.org/W2111880608","https://openalex.org/W2112969627","https://openalex.org/W2114168079","https://openalex.org/W2115301364","https://openalex.org/W2116094656","https://openalex.org/W2121050483","https://openalex.org/W2127609451","https://openalex.org/W2130703378","https://openalex.org/W2133098851","https://openalex.org/W2137329733","https://openalex.org/W2150911183","https://openalex.org/W2151817873","https://openalex.org/W2161864047","https://openalex.org/W2163012077","https://openalex.org/W2178304631","https://openalex.org/W2179730127","https://openalex.org/W2537134123","https://openalex.org/W2545858352","https://openalex.org/W3004436853","https://openalex.org/W4243872270","https://openalex.org/W4244330651","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2001370577","https://openalex.org/W2098681688","https://openalex.org/W2157855196","https://openalex.org/W1409197038","https://openalex.org/W7019371213","https://openalex.org/W64116849","https://openalex.org/W2620282837","https://openalex.org/W2116556237","https://openalex.org/W1995348478","https://openalex.org/W2053962247"],"abstract_inverted_index":{"As":[0],"soft":[1,64],"processors":[2,65,73],"are":[3],"increasingly":[4],"used":[5],"in":[6,17],"diverse":[7],"applications,":[8],"there":[9],"is":[10],"a":[11,18,34],"need":[12],"to":[13,58],"evolve":[14],"their":[15],"microarchitectures":[16],"way":[19],"that":[20],"suits":[21],"the":[22,29,53,61],"FPGA":[23,48],"implementation":[24],"substrate.":[25],"This":[26],"paper":[27],"compares":[28],"delay":[30],"and":[31,47],"area":[32],"of":[33,37,55,63],"comprehensive":[35],"set":[36],"processor":[38],"building":[39],"block":[40],"circuits":[41],"when":[42],"implemented":[43],"on":[44,66,74],"custom":[45,75],"CMOS":[46],"substrates.":[49],"We":[50],"then":[51],"use":[52],"results":[54],"these":[56],"comparisons":[57],"infer":[59],"how":[60],"microarchitecture":[62],"FPGAs":[67],"should":[68],"be":[69],"different":[70],"from":[71],"hard":[72],"CMOS.":[76]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":13},{"year":2016,"cited_by_count":13},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":6}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2016-06-24T00:00:00"}