{"id":"https://openalex.org/W201667868","doi":null,"title":"Software Synthesis for Single-Processor DSP Systems Using Ptolemy","display_name":"Software Synthesis for Single-Processor DSP Systems Using Ptolemy","publication_year":1993,"publication_date":"1993-01-01","ids":{"openalex":"https://openalex.org/W201667868","mag":"201667868"},"language":"en","primary_location":{"id":"pmh:oai:berkeley.edu:13030-hb687009kf","doi":null,"is_oa":false,"landing_page_url":"http://techreports.lib.berkeley.edu/accessPages/ERL-93-35.html","pdf_url":null,"source":{"id":"https://openalex.org/S7407050879","display_name":"UC Berkeley","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I95457486","host_organization_name":"University of California, Berkeley","host_organization_lineage":["https://openalex.org/I95457486"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"technical reports"},"volume":null,"type":"report","is_traditional":false,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110068845","display_name":"Jos\u00e9 Luis Pino","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Jos\u00e9 Luis Pino","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5110068845"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ptolemy","display_name":"Ptolemy","score":0.9810000061988831},{"id":"https://openalex.org/keywords/software-synthesis","display_name":"software synthesis","score":0.9869999885559082},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"digital signal processing","score":0.6650000214576721},{"id":"https://openalex.org/keywords/object-oriented-modeling","display_name":"object-oriented modeling","score":0.5429999828338623},{"id":"https://openalex.org/keywords/heterogeneous-systems","display_name":"heterogeneous systems","score":0.48899999260902405},{"id":"https://openalex.org/keywords/signal-processing-system-design","display_name":"signal processing system design","score":0.6899999976158142}],"concepts":[{"id":"https://openalex.org/C46984397","wikidata":"https://www.wikidata.org/wiki/Q7257100","display_name":"Ptolemy's table of chords","level":2,"score":0.9129557013511658},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6901540160179138},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.62247234582901},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.5563141107559204},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5268695950508118},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5091592669487},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.4680827260017395},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.4675152897834778},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41333815455436707},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41231709718704224},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.40686383843421936},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24329149723052979},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21924281120300293},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18261203169822693},{"id":"https://openalex.org/C74916050","wikidata":"https://www.wikidata.org/wiki/Q841090","display_name":"Classics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:berkeley.edu:13030-hb687009kf","doi":null,"is_oa":false,"landing_page_url":"http://techreports.lib.berkeley.edu/accessPages/ERL-93-35.html","pdf_url":null,"source":{"id":"https://openalex.org/S7407050879","display_name":"UC Berkeley","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I95457486","host_organization_name":"University of California, Berkeley","host_organization_lineage":["https://openalex.org/I95457486"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"technical reports"},{"id":"mag:201667868","doi":null,"is_oa":false,"landing_page_url":"https://dl.acm.org/citation.cfm?id=894903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1490807715","https://openalex.org/W1533601739","https://openalex.org/W1863706572","https://openalex.org/W1966403367","https://openalex.org/W2008321029","https://openalex.org/W2010556856","https://openalex.org/W2011784906","https://openalex.org/W2012249456","https://openalex.org/W2025516982","https://openalex.org/W2043336342","https://openalex.org/W2091158003","https://openalex.org/W2101391082","https://openalex.org/W2105816471","https://openalex.org/W2115661999","https://openalex.org/W2126969512","https://openalex.org/W2137606889","https://openalex.org/W2153190078","https://openalex.org/W2165743040","https://openalex.org/W2168850728"],"related_works":["https://openalex.org/W2110134206","https://openalex.org/W2490041077","https://openalex.org/W1496267491","https://openalex.org/W2010398371","https://openalex.org/W4230158430","https://openalex.org/W7100858526","https://openalex.org/W7098733343","https://openalex.org/W7095659896","https://openalex.org/W7095153734","https://openalex.org/W7100846104"],"abstract_inverted_index":{"Ptolemy":[0,42,85],"is":[1,94],"an":[2],"environment":[3,91],"for":[4,10,87],"simulation,":[5,61],"prototyping":[6],"and":[7,28,31,51,57,63,97],"software":[8,17,64,80],"synthesis":[9,81],"heterogenous":[11],"systems.":[12],"It":[13],"uses":[14],"modern":[15],"object-oriented":[16],"technology":[18],"(in":[19],"C++)":[20],"to":[21,32,68],"model":[22],"each":[23],"subsystem":[24],"in":[25],"a":[26,37],"natural":[27],"efficient":[29],"manner,":[30],"integrate":[33],"these":[34],"subsystems":[35],"into":[36],"whole.":[38],"The":[39,90],"objectives":[40],"of":[41,47,70,83],"encompass":[43],"practically":[44],"all":[45],"aspects":[46,82],"designing":[48],"signal":[49],"processing":[50],"communications":[52],"systems,":[53],"ranging":[54],"from":[55],"algorithms":[56],"communication":[58],"strategies,":[59],"through":[60],"hardware":[62],"design,":[65],"parallel":[66],"computing,":[67],"generation":[69],"real-time":[71],"prototypes.":[72],"In":[73],"this":[74],"paper":[75],"I":[76],"will":[77],"describe":[78],"the":[79,84],"system":[86],"single-processor":[88],"architectures.":[89],"presented":[92],"here":[93],"both":[95],"modular":[96],"extensible":[98]},"counts_by_year":[],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2016-06-24T00:00:00"}