{"id":"https://openalex.org/W2016342519","doi":"https://doi.org/10.1109/icdcsyst.2014.6926185","title":"FPGA implementation of hybrid Han-Carlson adder","display_name":"FPGA implementation of hybrid Han-Carlson adder","publication_year":2014,"publication_date":"2014-03-01","ids":{"openalex":"https://openalex.org/W2016342519","doi":"https://doi.org/10.1109/icdcsyst.2014.6926185","mag":"2016342519"},"language":"en","primary_location":{"id":"doi:10.1109/icdcsyst.2014.6926185","doi":"https://doi.org/10.1109/icdcsyst.2014.6926185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icdcsyst.2014.6926185","pdf_url":null,"source":{"id":"https://openalex.org/S4363608532","display_name":"International Conference on Devices, Circuits and Systems (ICDCS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 2nd International Conference on Devices, Circuits and Systems (ICDCS)","raw_type":"proceedings-article"},"parent_works":[],"lineage":["https://openalex.org/W2016342519"],"child_works_count":0,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078871667","display_name":"Swapna Gedam","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Swapna Gedam","raw_affiliation_strings":["Deptt. of Electronics Engineering, Y.C. College of Engg, Nagpur, India","Deptt. of Electronics Engineering Y.C. College of Engg, Nagpur India - 441110"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Deptt. of Electronics Engineering, Y.C. College of Engg, Nagpur, India","institution_ids":[]},{"raw_affiliation_string":"Deptt. of Electronics Engineering Y.C. College of Engg, Nagpur India - 441110","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004013021","display_name":"Pravin P. Zode","orcid":"https://orcid.org/0000-0002-0133-290X","observed_orcids":["https://orcid.org/0000-0002-0133-290X"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pravin Zode","raw_affiliation_strings":["Assistant Professor Deptt. of Electronics Engineering, Y.C. College of Engg, Nagpur, India","Deptt. of Electronics Engineering Y.C. College of Engg, Nagpur India - 441110"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Assistant Professor Deptt. of Electronics Engineering, Y.C. College of Engg, Nagpur, India","institution_ids":[]},{"raw_affiliation_string":"Deptt. of Electronics Engineering Y.C. College of Engg, Nagpur India - 441110","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044541618","display_name":"Pradnya Pravin Zode","orcid":"https://orcid.org/0000-0003-2936-6201","observed_orcids":["https://orcid.org/0000-0003-2936-6201"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pradnya Zode","raw_affiliation_strings":["Assistant Professor Deptt. of Electronics Engineering, Y.C. College of Engg, Nagpur, India","Deptt. of Electronics Engineering Y.C. College of Engg, Nagpur India - 441110"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Assistant Professor Deptt. of Electronics Engineering, Y.C. College of Engg, Nagpur, India","institution_ids":[]},{"raw_affiliation_string":"Deptt. of Electronics Engineering Y.C. College of Engg, Nagpur India - 441110","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7612000107765198,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7612000107765198,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.19470000267028809,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.012799999676644802,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parallel-prefix-adder","display_name":"parallel prefix adder","score":0.9710000157356262},{"id":"https://openalex.org/keywords/brent-kung-adder","display_name":"Brent-Kung adder","score":0.9769999980926514},{"id":"https://openalex.org/keywords/kogge-stone-adder","display_name":"Kogge-Stone adder","score":1.0},{"id":"https://openalex.org/keywords/binary-addition","display_name":"binary addition","score":0.9169999957084656},{"id":"https://openalex.org/keywords/carry-propagation","display_name":"carry propagation","score":0.8299999833106995},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.8389999866485596},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.4169999957084656},{"id":"https://openalex.org/keywords/hardware-area-reduction","display_name":"hardware area reduction","score":0.6200000047683716}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9571913480758667},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.7723305225372314},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7047154903411865},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6843029260635376},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.679685115814209},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.6373996138572693},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5857126712799072},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5701279640197754},{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.4574855864048004},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.4158506691455841},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2462732195854187},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22642379999160767},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1077432930469513},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icdcsyst.2014.6926185","doi":"https://doi.org/10.1109/icdcsyst.2014.6926185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icdcsyst.2014.6926185","pdf_url":null,"source":{"id":"https://openalex.org/S4363608532","display_name":"International Conference on Devices, Circuits and Systems (ICDCS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 2nd International Conference on Devices, Circuits and Systems (ICDCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1582324226","https://openalex.org/W2010187744","https://openalex.org/W2041132958","https://openalex.org/W2074224805","https://openalex.org/W2077049953","https://openalex.org/W2089828167","https://openalex.org/W2097414281","https://openalex.org/W2140228835","https://openalex.org/W2153331684","https://openalex.org/W4250041435"],"related_works":["https://openalex.org/W2138778622","https://openalex.org/W2184339812","https://openalex.org/W2062557453","https://openalex.org/W2561757824","https://openalex.org/W7127717719","https://openalex.org/W2784119351","https://openalex.org/W7099786499","https://openalex.org/W2112969627","https://openalex.org/W2616919373","https://openalex.org/W4402625495"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,41,67],"modified":[4],"parallel":[5],"prefix":[6,38,68],"adder,":[7],"Hybrid":[8,71],"Han-Carlson":[9,72],"adder":[10,73],"is":[11,24],"proposed":[12],"which":[13],"uses":[14],"different":[15],"stages":[16],"of":[17,26],"Brent-Kung":[18],"and":[19,29,50,78],"Kogge-Stone":[20],"adders.":[21],"Binary":[22],"addition":[23,48,61],"one":[25],"the":[27,46,75],"primitive":[28],"most":[30],"commonly":[31],"used":[32],"application":[33],"in":[34,59],"computer":[35],"arithmetic.":[36],"Parallel":[37],"adders":[39],"offer":[40],"highly":[42],"efficient":[43],"solution":[44],"to":[45],"binary":[47,60],"problem":[49],"are":[51],"well":[52],"suited":[53],"for":[54],"FPGA":[55],"implementation.":[56],"Carry":[57],"propagation":[58],"can":[62],"be":[63],"efficiently":[64],"expressed":[65],"as":[66],"computation.":[69],"Modified":[70],"reduces":[74],"complexity,":[76],"area":[77],"power":[79],"consumption":[80],"significantly.":[81]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2016-06-24T00:00:00"}