{"id":"https://openalex.org/W2016146554","doi":"https://doi.org/10.1109/apccas.2006.342506","title":"An Area-Efficient Design for Modular Inversion in GF(2m)","display_name":"An Area-Efficient Design for Modular Inversion in GF(2m)","publication_year":2006,"publication_date":"2006-12-01","ids":{"openalex":"https://openalex.org/W2016146554","doi":"https://doi.org/10.1109/apccas.2006.342506","mag":"2016146554"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2006.342506","doi":"https://doi.org/10.1109/apccas.2006.342506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2006.342506","pdf_url":null,"source":{"id":"https://openalex.org/S7407087888","display_name":"IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100370599","display_name":"Jian Wang","orcid":"https://orcid.org/0009-0007-7472-5118","observed_orcids":["https://orcid.org/0009-0007-7472-5118"]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I25254941","display_name":"Beijing Normal University","ror":"https://ror.org/022k4wk35","country_code":"CN","type":"education","lineage":["https://openalex.org/I25254941"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Wang","raw_affiliation_strings":["Department of Microelectronics, Beijing Normal University, Beijing, China","Dept. of Microelectron., Beijing Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Beijing Normal University, Beijing, China","institution_ids":["https://openalex.org/I25254941"]},{"raw_affiliation_string":"Dept. of Microelectron., Beijing Univ","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064004078","display_name":"Anping Jiang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I25254941","display_name":"Beijing Normal University","ror":"https://ror.org/022k4wk35","country_code":"CN","type":"education","lineage":["https://openalex.org/I25254941"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Anping Jiang","raw_affiliation_strings":["Department of Microelectronics, Beijing Normal University, Beijing, China","Dept. of Microelectron., Beijing Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Beijing Normal University, Beijing, China","institution_ids":["https://openalex.org/I25254941"]},{"raw_affiliation_string":"Dept. of Microelectron., Beijing Univ","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13110285,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"c 34","issue":null,"first_page":"1496","last_page":"1499"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.0012000000569969416,"subfield":{"id":"https://openalex.org/subfields/2607","display_name":"Discrete Mathematics and Combinatorics"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-inverse","display_name":"modular inverse","score":0.9950000047683716},{"id":"https://openalex.org/keywords/extended-euclidean-algorithm","display_name":"extended Euclidean algorithm","score":0.7599999904632568},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"hardware architecture","score":0.7419999837875366},{"id":"https://openalex.org/keywords/area-efficient-design","display_name":"area-efficient design","score":0.675000011920929},{"id":"https://openalex.org/keywords/error-correcting-codes","display_name":"error-correcting codes","score":0.890999972820282},{"id":"https://openalex.org/keywords/cryptography","display_name":"cryptography","score":0.8019999861717224},{"id":"https://openalex.org/keywords/vlsi-implementation","display_name":"VLSI implementation","score":0.8510000109672546},{"id":"https://openalex.org/keywords/regular-architecture","display_name":"regular architecture","score":0.5040000081062317}],"concepts":[{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.721989631652832},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6389269828796387},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6328207850456238},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.572165846824646},{"id":"https://openalex.org/C1893757","wikidata":"https://www.wikidata.org/wiki/Q3653001","display_name":"Inversion (geology)","level":3,"score":0.5282865166664124},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4806610345840454},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4410000443458557},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42097288370132446},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.35707148909568787},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3468279540538788},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33868885040283203},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31625938415527344},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2614283561706543},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.1583545207977295},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C109007969","wikidata":"https://www.wikidata.org/wiki/Q749565","display_name":"Structural basin","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2006.342506","doi":"https://doi.org/10.1109/apccas.2006.342506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2006.342506","pdf_url":null,"source":{"id":"https://openalex.org/S7407087888","display_name":"IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W329998640","https://openalex.org/W1534925464","https://openalex.org/W1537824340","https://openalex.org/W1606480398","https://openalex.org/W1880212920","https://openalex.org/W1882297107","https://openalex.org/W1889596231","https://openalex.org/W2007751412","https://openalex.org/W2024113859","https://openalex.org/W2040075573","https://openalex.org/W2060159381","https://openalex.org/W2064759901","https://openalex.org/W2075054028","https://openalex.org/W2096979168","https://openalex.org/W2110711133","https://openalex.org/W2117157669","https://openalex.org/W2117420234","https://openalex.org/W2156476575","https://openalex.org/W2165293272","https://openalex.org/W2182112064","https://openalex.org/W2320835389","https://openalex.org/W3116164047","https://openalex.org/W4210694990","https://openalex.org/W6611465443","https://openalex.org/W6635597292","https://openalex.org/W6787723367","https://openalex.org/W7028394351"],"related_works":["https://openalex.org/W1990514819","https://openalex.org/W2544817423","https://openalex.org/W2024113859","https://openalex.org/W1977922026","https://openalex.org/W2367720816","https://openalex.org/W2532260408","https://openalex.org/W1770679863","https://openalex.org/W2164110602","https://openalex.org/W1431074634","https://openalex.org/W2102039860"],"abstract_inverted_index":{"Modular":[0],"inversion":[1,36],"is":[2,25,46,51,64,73],"one":[3],"of":[4,18,56],"the":[5,16,19,42,57,90],"kernel":[6],"arithmetic":[7],"operations":[8],"in":[9,37],"error":[10],"control":[11],"codes":[12],"and":[13,21,31,68,77],"cryptography,":[14],"so":[15],"design":[17],"low-cost":[20],"high-speed":[22],"hardware":[23,32],"implementation":[24,33],"absolutely":[26],"necessary.":[27],"A":[28],"novel":[29],"algorithm":[30,49],"for":[34],"modular":[35,76],"finite":[38],"fields":[39],"GF(2m)":[40],"with":[41,85,89],"standard":[43],"basis":[44],"representation":[45],"presented.":[47],"The":[48,61],"used":[50],"based":[52],"on":[53],"a":[54],"modification":[55],"extended":[58],"Euclid's":[59],"algorithm.":[60],"proposed":[62],"architecture":[63],"O(m)":[65,69],"area":[66,101],"complexity":[67],"time":[70,92],"complexity.":[71],"It":[72],"highly":[74],"regular,":[75],"thus":[78],"well":[79],"suited":[80],"to":[81],"VLSI":[82],"implementation.":[83],"Compared":[84],"two":[86],"related":[87],"architectures":[88],"same":[91],"complexity,":[93],"it":[94],"can":[95],"save":[96],"at":[97],"least":[98],"22.5%":[99],"combinational":[100]},"counts_by_year":[],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}