{"id":"https://openalex.org/W2015949508","doi":"https://doi.org/10.1109/vlsit.1997.623691","title":"Interconnect Scaling Scenario Using A Chip Level Interconnect Model","display_name":"Interconnect Scaling Scenario Using A Chip Level Interconnect Model","publication_year":1997,"publication_date":"1997-01-01","ids":{"openalex":"https://openalex.org/W2015949508","doi":"https://doi.org/10.1109/vlsit.1997.623691","mag":"2015949508"},"language":"en","primary_location":{"id":"doi:10.1109/vlsit.1997.623691","doi":"https://doi.org/10.1109/vlsit.1997.623691","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsit.1997.623691","pdf_url":null,"source":{"id":"https://openalex.org/S4306421008","display_name":"Symposium on VLSI Technology","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Symposium on VLSI Technology","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113940038","display_name":"Yamashita","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yamashita","raw_affiliation_strings":["Semiconductor Research Center, Matsushita Elecrric Indusrrial Company Limited, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Research Center, Matsushita Elecrric Indusrrial Company Limited, Osaka, Japan","institution_ids":["https://openalex.org/I1283155146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016117769","display_name":"Odanaka","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Odanaka","raw_affiliation_strings":["Semiconductor Research Center, Matsushita Elecrric Indusrrial Company Limited, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Research Center, Matsushita Elecrric Indusrrial Company Limited, Osaka, Japan","institution_ids":["https://openalex.org/I1283155146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1283155146"],"apc_list":null,"apc_paid":null,"fwci":2.6687,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.89480752,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"53","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9667999744415283,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9667999744415283,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.012000000104308128,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.007400000002235174,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnect-scaling","display_name":"interconnect scaling","score":0.972000002861023},{"id":"https://openalex.org/keywords/on-chip-interconnects","display_name":"on-chip interconnects","score":0.8389999866485596},{"id":"https://openalex.org/keywords/interconnect-resistance","display_name":"interconnect resistance","score":0.5139999985694885},{"id":"https://openalex.org/keywords/power-dissipation","display_name":"power dissipation","score":0.3840000033378601},{"id":"https://openalex.org/keywords/interconnect-capacitance","display_name":"interconnect capacitance","score":0.4320000112056732}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7701284885406494},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5957468152046204},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5283349752426147},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4948808550834656},{"id":"https://openalex.org/C126233035","wikidata":"https://www.wikidata.org/wiki/Q5101572","display_name":"Chip-scale package","level":3,"score":0.4850129783153534},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46087294816970825},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.454306423664093},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33409827947616577},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33116835355758667},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21083500981330872},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1164858341217041},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10476893186569214},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsit.1997.623691","doi":"https://doi.org/10.1109/vlsit.1997.623691","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsit.1997.623691","pdf_url":null,"source":{"id":"https://openalex.org/S4306421008","display_name":"Symposium on VLSI Technology","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Symposium on VLSI Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.428600013256073,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2108368155","https://openalex.org/W2151817873"],"related_works":["https://openalex.org/W2213340268","https://openalex.org/W1587339155","https://openalex.org/W1977123866","https://openalex.org/W4253794999","https://openalex.org/W4230736389","https://openalex.org/W2260913488","https://openalex.org/W2297847684","https://openalex.org/W7011607940","https://openalex.org/W7096327505","https://openalex.org/W2334345834"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}